Merge: A programming model for heterogeneous multi-core systems

Operating Systems Review (ACM)

Volumn 42, Issue 2, 2008, Pages 287-296

  Linderman, Michael D ^a   Collins, Jamison D ^b   Wang, Hong ^b   Meng, Teresa H ^a  

^a Stanford University   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

GPGPU; Heterogeneous multi core; Predicate dispatch

Indexed keywords

GPGPU; HETEROGENEOUS MULTI-CORE; PREDICATE DISPATCH;

COMPUTER PROGRAMMING LANGUAGES; DISTRIBUTED COMPUTER SYSTEMS; PROGRAM PROCESSORS; SOFTWARE PROTOTYPING;

PARALLEL PROGRAMMING;

EID: 77957759721     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1346281.1346318     Document Type: Conference Paper

References (32)

1. E. Allen, D. Chase, J. Hallet, V. Luchangco, J.-W. Maessen, S. Ryu, G. L. Steele, and S. Tobin-Hochstadt. The Fortress language specification version 1.0beta. Technical report, Sun Microsystems, 2007.
2. M. Annavram, E. Grochowski, and J. Shen. Mitigating Amdahl's law through EPI throttling. In Proc. of ISCA, pages 298-309, 2005.
3. C. Barret and S. Berezin. CVC lite: A new implementation of cooperating validity checker. In Proc. of Conf. on Computer Aided Verification, pages 515-518, 2004.
4. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan. Brook for GPUs: stream computing on graphics hardware. ACM Trans. Graph., 23(3):777-786, 2004.
5. S. Chiba. A metaobject protocol for C++. In Proc. of OOPSLA, pages 285-299, 1995.
6. J. Dean and S. Ghemawat. Mapreduce: Simplified data processing on large clusters. In Proc. of OSDI, pages 137-149, 2004.
7. P. Dubey. Recognition, mining and synthesis moves computers to the era of tera. Technology@Intel Magazine, 2005.
8. M. Ernst, C. Kaplan, and C. Chambers. Predicate dispatching: A unified theory of dispatch. In European Conf. on Object-Oriented Programming, pages 186-211, 1998.
9. K. Fatahalian, T. J. Knight, M. Houston, M. Erez, D. R. Horn, L. Leem, J. Y. Park, M. Ren, A. Aiken, W. J. Dally, and P. Hanrahan. Sequioa: Programming the memory hierarchy. In Proc. of ACM/IEEE Conf. on Supercomputing, page 83, 2006.
10. E. Grochowski, R. Ronen, J. Shen, and H. Wang. Best of both latency and throughput. In Proc. of ICCD, pages 236-243, 2004.
11. S.Z. Guyer and C. Lin. Annotation language for optimizing software libraries. In Proc. of Conf. on Domain Specific Languages, pages 39-52, 1999.
12. R. Hankins, G. Chinya, J. D. Collins, P. Wang, R. Rakvic, H. Wang, and J. Shen. Multiple instruction stream processor. In Proc. of ISCA, pages 114-127,2006.
13. Intel. Intel C++ compiler, http://www3.intel.com/cd/software/products/ asmona/eng/compilers/284132.htm.
14. Intel. Intel threading building blocks. http://www3.intel.com/cd/ software/products/asmona/eng/294797.htm.
15. U. Kapasi, S. Rixner, W. J. Dally, B. Khailany, J. H. Ahn, P. Mattson, and J. Owens. Programmable stream processors. IEEE Computer, 36(8):54-62, 2003.
16. K. Kennedy, B. Broom, A. Chauhan, R. Fowler, J. Garvin, C. Koelbel, C. McCosh, and J. Mellor-Crummey. Telescoping languages: A system for automatic generation of domain languages. Proc. of the IEEE, 93:378-408, 2005.
17. V. Kuncak, P. Lam, and M. Rinard. Role analysis. ACM SIGPLAN Notices, 37:17-32, 2002.
18. P. Lyman and H. R. Varian. How much information. http://www.sims. berkeley.edu/how-much-info-2003, 2003.
19. W. Mark, R. Glanville, K. Akeley, and M. Kilgard. Cg: A system for programming graphics hardware in a C-like language. ACM Trans. Graph., 22(3):896-907, 2003.
20. M. McCool and S. Toit. Metaprogramming GPUs with Sh. A K Peters, 2004.
21. M. McCool, K. Wadleigh, B. Henderson, and H. Y. Lin. Performance evaluation of GPUs using the RapidMind development platform. In Proc. of.ACM/IEEE Conf. on Supercomputing, page 81, 2006.
22. T. Millstein. Practical, predicate dispatch. In Proc. of OOPSLA, pages 345-264, 2004.
23. A. Nayak, M. Haldar, A. Kanhere, P. Joisha, N. Shenoy, A. Choudhary, and P. Banerjee. A library based compiler to execute MATLAB programs on. a heterogeneous platform. In Proc. of Conf. on Parallel and Distributed Computing Systems, 2000.
24. NVidia. Cuda. http://developer.nvidia.com/object/cuda.html.
25. Peakstream. The PeakStream platform: High productivity software development for multi-core processors. Technical report, PeakStream Inc., 2006.
26. D. Pham, S. Asano, M. Bolliger, M. N. Day, H. P. Hofstee, C. Johns, J. Kahle, A. Kaineyama, J. Keaty, Y. Masubuchi, M. Riley, D. Shippy, D. Stasiak, M. Suzuoki, M. Wang, J. Warnock, S. Weitzel, D. Wendel, T. Yamazaki, and K. Yazawa. The design and implementation of a first-generation CELL processor. In Proc. of ISSCC, pages 184-185, 2005.
27. C. Ranger, R. Raghuraman, A. Penmetsa, G. Bradski, and C. Kozyrakis. Evaluating mapreduce for multi-core and multiprocessor systems. In Proc. of HPCA, pages 13-24, 2007.
28. M. Segal and M. Peercy. A performance-oriented data parallel virtual machines for GPUs. Technical, report, ATI Technologies, 2006.
29. D. Tarditi, S. Puri, and J. Oglesby. Accelerator: Using data parallelism to program GPUs for general-purpose uses. In Proc. of ASPLOS, pages 325-335, 2006.
30. W Thies, M. Karczmarek, and S. Amarainghe. StreamIt: A language for streaming applications. In Proc. of Conf. on Compiler Construction, pages 49-84, 2002.
31. P. H. Wang, J. D. Collins, G. N. Chinya, H. Jiang, X. Tian, M. Girkar, N. Y. Yang, G.-Y. Lueh, and H. Wang. EXOCHI: Architecture and programming environment for a heterogeneous multi-core multithreaded system. In Proc. of PLDI, pages 156-166, 2007.
32. Z. S. Zumsteg, C. Kemere, S. O'Driscoll, G. Santhanam, R. E. Ahmed, K. V. Shenoy, and T. H. Meng. Power feasibility of implantable digital spike sorting circuits for neural, prosthetic systems. IEEE Trans Neural Syst Rehabil Eng, 13(3):272-279, 2005.