The new landscape of parallel computer architecture

Journal of Physics: Conference Series

Volumn 78, Issue 1, 2007, Pages

  Shalf, John ^a  

^a LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 36049051263     PISSN: 17426588     EISSN: 17426596     Source Type: Conference Proceeding    
DOI: 10.1088/1742-6596/78/1/012066     Document Type: Article

References (30)

1. Krste Asanovic, et al 2006 The Landscape of Parallel Computing Research: A View from Berkeley, Electrical Engineering and Computer Sciences University of California at Berkeley, Technical Report No. UCB/EECS-2006-183 December 18, (http://view.eecs.berkeley.edu/)
2. Hennessy J L, D A Patterson 2006 Computer Architecture: A Quantitative Approach; fourth edn Morgan Kaufmann (San Francisco)
3. Borkar S 1999 Design challenges of technology scaling IEEE Micro 19 (no. 4 Jul.-Aug.) 23-29
4. Burger D, S W Keckler, K S McKinley, et al 2004 Scaling to the End of Silicon with EDGE Architectures IEEE Comput. 37 (7) 44-55 July
5. Gelsinger P P 2001 Microprocessors for the new millennium: Challenges, opportunities, and new frontiers Proc. Int. Solid State Circuits Conf. (ISSCC) p 22-25
6. Wolfe A 2004 Intel Clears Up Post-Tejas Confusion VARBusiness May 17, (http://www.varbusiness.com/sections/news/breakingnews.jhtml?articleId=18842588)
7. Chandrakasan A P, S Sheng and R W Brodersen 1992 Low-power CMOS digital design IEEE J. Solid-State Circuits 27 (no. 4) 473-484
8. Sylvester D and K Keutzer 2001 Microarchitectures for systems on a chip in small process geometries Proceedings the IEEE (Apr.) 467-489
9. Eatherton W 2005 The Push of Network Processing to the Top of the Pyramid keynote address at Symp. on Architectures for Networking and Communications Systems p 26-28 Oct. Slides available at http://www.cesr.ncsu.edu/ancs/slides/ eathertonKeynote.pdf
10. Intel Polaris Chip: http://www.intel.com/research/platform/terascale/ teraflops.htm - ref-separator -
11. Top500 Project: http://www.top500.org/ - ref-separator -
12. Bell G, J Gray, A Szalay 2006 Petascale Computational Systems IEEE Comput. 39 (Issue: 1 Jan.) 110-112
13. Wulf W and S McKee 1995 Hitting the memory wall: Implications of the obvious Comput. Architecture News 23 (1)
14. Carter J, H He, J Shalf, E Strohmaier, H Shan and H Wasserman 2007 The Performance Effect of Multi-Core on Scientific Applications Cray User Group (CUG2007) (Seattle Washington, May) p 7-10
15. William T C Kramer, John Shalf and Erich Strohmaier 2005 The NERSC Sustained System Performance (SSP) Metric LBNL Technical Report LBNL-58868 September
16. Williams S, J Shalf, L Oliker, P Husbands, S Kamil, K Yelick 2007 The Potential of the Cell Processor for Scientific Computing International Journal of Parallel Programming (IJPP) DOI 10.1007/s10766-007-0034-5, April
17. Shalf J, S A Kamil, L Oliker and D Skinner 2005 Analyzing Ultra-Scale Application Communication Requirements for a Reconfigurable Hybrid Interconnect Proc. 2005 ACM/IEEE Conf. on Supercomputing (SC '05), Seattle, WA, Nov. p 12-18 (LBNL-58052)
18. Kamil S, J Shalf, L Oliker and D Skinner 2005 Understanding Ultra-Scale Application Communication Requirements Proc. 2005 IEEE Int. Symp. on Workload Characterization (IISWC), Austin, TX, Oct. 6-8 p 178-187 (LBNL-58059)
19. Kamil S, A Pinar, D Gunter, M Lijewski, L Oliker, J Shalf 2007 Reconfigurable Hybrid Interconnection for Static and Dynamic Scientific Applications ACM International Conference on Computing Frontiers
20. IPM Homepage: http://ipm-hpc.sourceforge.net/ - ref-separator -
21. Bell C, D Bonachea, R Nishtala, K Yelick 2006 Optimizing Bandwidth Limited Problems Using One-Sided Communication and Overlap 20th Int. Parallel & Distributed Processing Symp. (IPDPS) (LBNL-59207)
22. Borkar S 2005 Designing Reliable Systems from Unrealiable Components: The Challenges of Transistor Variability and Degradation IEEE Micro (Nov.-Dec.) 10-16
23. Mukherjee S S, J Emer and S K Reinhardt 2005 The Soft Error Problem: An Architectural Perspective Proc. 11th Int. Symp. on High-Performance Computer Architecture (HPCA-11 2005) Feb. p 243-247
24. Kozyrakis C and K Olukotun 2005 ATLAS: A Scalable Emulator for Transactional Parallel Systems Workshop on Architecture Research using FPGA Platforms, 11th Int. Symp. on High-Performance Computer Architecture (HPCA-11 2005), San Francisco, CA, Feb. vol 13
25. Mukherjee S S, J Emer and S K Reinhardt 2005 The Soft Error Problem: An Architectural Perspective Proc. 11th Int. Symp. on High-Performance Computer Architecture (HPCA-11 2005), Feb. p 243-247
26. Alfredo Buttari, Jack Dongarra, Jakub Kurzak, Julien Langou, Piotr Luszczek and Stanimire Tomov 2006 The impact of multicore on math software PARA 2006 (Umea Sweden, June)
27. Sanjay Kumar, Himanshu Raj, Karsten Schwan, Ivan Ganev 2007 Re-architecting VMMs for Multicore Systems: The Sidecore Approach to appear in WIOSCA 2007 in conjunction with ISCA
28. Robert W Wisniewski, Peter F Sweeney, Kartik Sudeep, Matthias Hauswirth, Evelyn Duesterwald, Calin Cascaval and Reza Azimi 2004 Performance and Environment Monitoring for Whole-System Characterization and Optimization PAC2 (Conf. on Power/Performance interaction with Architecture, Circuits, and Compilers)
29. Kiczales, Gregor; John Lamping, Anurag Mendhekar, Chris Maeda, Cristina Lopes, Jean-Marc Loingtier and John Irwin 1997 Aspect-Oriented Programming Proc. European Conf. on Object-Oriented Programming vol 1241 p 220-242
30. Husbands P, K Yelick 2007 Multi-threading and One-Sided Communication for Matrix Factorization Proc. SC2007 (to appear)