Programming multiprocessors with explicitly managed memory hierarchies

Computer

Volumn 42, Issue 12, 2009, Pages 28-34

  Schneider, Scott ^a   Yeom, Jae Seung ^a   Nikolopoulos, Dimitrios S ^b  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b UNIVERSITY OF CRETE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 73449104291     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2009.407     Document Type: Article

References (11)

1. T. Chen et al., "Cell Broadband Engine and Its First Implementation-A Performance View," IBM J. Research and Development, Sept. 2007, pp. 559-572.
2. J.D. Owens et al., "GPU Computing," Proc. IEEE, May 2008, pp. 879-899.
3. P.H. Wang et al., "EXOCHI: Architecture and Programming Environment for a Heterogeneous Multi-core Multithreaded System," Proc. 2007 ACM SIGPLAN Conf. Programming Language Design and Implementation (PLDI 07), ACM Press, 2007, pp. 156-166.
4. T. Chen et al., "Optimizing the Use of Static Buffers for DMA on a CELL Chip," Proc. 19th Int'l Workshop on Languages and Compilers for Parallel Computing (LCPC 06), LNCS 4382, Springer, 2007, pp. 314-329.
5. A.M. Aji et al., "Cell-SWat: Modeling and Scheduling Wavefront Computations on the Cell Broadband Engine," Proc. 5th Conf. Computing Frontiers (CF 08), ACM Press, 2008, pp. 13-22.
6. X. Feng, K.W. Cameron, and D.A. Buell, "PBPI: A High Performance Implementation of Bayesian Phylogenetic Inference," article no. 75, Proc. 2006 ACM / IEEE Conf. Supercomputing (SC 06), ACM Press, 2006.
7. J.C. Linford and A. Sandu, "Optimizing Large Scale Chemical Transport Models for Multicore Platforms," Proc. 2008 Spring Simulation Multiconference (SpringSim 08), Soc. for Computer Simulation Int'l, 2008, pp. 369-376.
8. K. Fatahalian et al., "Sequoia: Programming the Memory Hierarchy," article no. 83, Proc. 2006 ACM / IEEE Conf. Supercomputing (SC 06), ACM Press, 2006.
9. OpenMP Architecture Review Board, "OpenMP Application Program Interface, v. 3.0," May 2008; www.openmp.org/mp-documents/spec30.pdf.
10. J. Balart et al., "A Novel Asynchronous Software Cache Implementation for the Cell-BE Processor," Proc. 20th Int'l Workshop on Languages and Compilers for Parallel Computing (LCPC 07), LNCS 5234, Springer, 2007, pp. 125-140.
11. D. Nuzman, I. Rosen, and A. Zaks, "Auto-Vectorization of Interleaved Data for SIMD," ACM SIGPLAN Notices, June 2006, pp. 132-143.