Exochi: Architecture and programming environment for a heterogeneous multi-core multithreaded system

ACM SIGPLAN Notices

Volumn 42, Issue 6, 2007, Pages 156-166

  Wang, Perry H ^a   Collins, Jamison D ^a   Chinya, Gautham N ^a   Jiang, Hong ^a   Tian, Xinmin ^a   Girkar, Milind ^a   Yang, Nick Y ^a   Lueh, Guei Yuan ^a   Wang, Hong ^a  

^a INTEL CORPORATION   (United States)

Author keywords

GPU; Heterogeneous multi cores; OpenMP

Indexed keywords

CODE SECTIONS; CPU CORES; DEBUGGER; DOMAIN SPECIFIC LANGUAGES; GENERAL PURPOSE; GPU; HETEROGENEOUS CORES; HETEROGENEOUS INTEGRATION; HETEROGENEOUS MULTI-CORES; HETEROGENEOUS MULTICORE; HETEROGENEOUS PLATFORMS; IN-LINE ASSEMBLY; INSTRUCTION SET; INTEGRATED PROGRAMMING ENVIRONMENTS; MIMD ARCHITECTURE; MULTI-THREADED PROGRAMS; MULTI-THREADED SYSTEM; MULTI-THREADING; OPENMP; PARALLEL COMPUTATION; POWER EFFICIENCY; PROGRAMMING ENVIRONMENT; PROGRAMMING INTERFACE; PROTOTYPE SYSTEM; RUNTIME; SHARED VIRTUAL MEMORIES; TOOLSET;

COMPUTER ARCHITECTURE; IMAGE PROCESSING; MICROPROCESSOR CHIPS; MULTITASKING; PROGRAM COMPILERS;

ACCELERATION;

EID: 67650085808     PISSN: 15232867     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (32)

1. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan. Brook for GPUs: Stream Computing on Graphics Hardware. ACM Transactions on Graphics, 23(3):777-786, 2004.
2. CPU+GPU integration. http://www.google.com/search?hl=en&lr=&rls= GGLG%2CGGLG%2005-47%2CGGLG%3Aen&q= intel+amd+nvidia+ati+cpu+gp%u+integrated+&btnG=Search.
3. CUDA. http://developer.nvidia.com/object/cuda.html.
4. P. Dubey. Recognition, Mining and Synthesis Moves Computers to the Era of Tera. Technology@Intel Magazine, February 2005.
5. A. Eichenberger, K. O'Brien, K. O'Brien, P. Wu, T. Chen, P. Oden, D. Prener, J. Shepherd, B. So, Z. Sura, A. Wang, T. Zhang, P. Zhao, and M. Gschwind. Optimizing Compiler for the CELL Processor. In Proceedings of the 14th international Conference on Parallel Architectures and Compilation Techniques, 2005.
6. GLSL OpenGL Shading Language. www.wikipedia.org/wiki/GLSL.
7. R. Gonzalez. A Software-configurable Processor Architecture. IEEE Micro, pages 42-51, Sept-Oct 2006.
8. N. Govindaraju, S. Larsen, J. Gray, and D. Manocha. A Memory Model for Scientific Algorithms on Graphics Processor. In IEEE Supercomputing, 2006.
9. GPGPU: General Purpose Computation using Graphics Hardware. www.gpgpu.org.
10. E. Grochowski and M. Annavaram. Energy per Instruction Trends in Intel Microprocessors. Technology@Intel Magazine, March 2006.
11. R. Hankins, G. Chinya, J. Collins, P. Wang, R. Rakvic, H. Wang, and J. Shen. Multiple Instruction Stream Processor. In Proceedings of the 33rd International Symposium on Computer Architecture, June 2006.
12. Intel G965 Express Chipset. http://www.intel.com/products/chipsets/g965/ prod-brief.pdf.
13. Intel Santa Rosa Platform. http://www.intel.com/pressroom/archive/ releases/20060307corpb.htm.
14. Tera-scale Research Prototype: Connecting 80 Simple Sores on a Single Test Chip. ftp://download.intel.com/research/platform/terascale/tera- scaleresearchprototypebackgrounder.pdf.
15. Intels Next Generation Integrated Graphics Architecture Intel Graphics Media Accelerator X3000 and 3000. Intel Corporation, 2006.
16. U. Kapasi, S. Rixner, W. Dally, B. Khailany, J. Ahn, P. Mattson, and J. Owens. Programmable Stream Processors. IEEE Computer, 2003.
17. R. Kumar, D. Tullsen, P. Ranganathan, N. Jouppi, and K. Farkas. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In Proceedings of the 31st International Symposium on Computer Architecture, June 2004.
18. F. Labonte, P. Mattson, W. Thies, I. Buck, C. Kozyrakis, and M. Horowitz. The Stream Virtual Machine. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, 2004.
19. W. Mark, R. Glanville, K. Akeley, and M. Kilgard. Cg: A System for Programming Graphics Hardware in a C-like Language. ACM Transactions on Graphics, (3):896-907, 2003.
20. M. McCool and S. Toit. Metaprogramming GPUs with Sh. A K Peters, 2004.
21. M. McCool, K. Wadleigh, B. Henderson, and H. Y. Lin. Performance Evaluation of GPUs using the RapidMind Development Platform. In Proceedings of the 20th International Conference on Supercomputing, 2006.
22. J. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Krüger, A. Lefohn, and T. Purcell. A Survey of General-Purpose Computation on Graphics Hardware. In Eurographics, August 2005.
23. The PeakStream Platform: High Productivity Software Development for Multi-core Processors. PeakStream Inc, 2006.
24. M. Segal and M. Peercy. A Performance-Oriented Data Parallel Virtual Machine for GPUs. In SIGGRAPH, 2006.
25. S. Shah, G. Haab, P. Petersen, and J. Throop. Flexible control structures for parallelism in OpenMP. In First European Workshop on OpenMP, September 1999.
26. E. Su, X. Tian, M. Girkar, G. Haab, S. Shah, and P. Petersen. Compiler Support of the Workqueuing Execution Model for Intel SMP Architectures. In Proceedings of the 4th European Workshop on OpenMP, 2002.
27. D. Tarditi, S. Puri, and J. Oglesby. Accelerator: Using Data Parallelism to Program GPUs for General-Purpose Uses. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2006.
28. W. Thies, M. Karczmarek, and S. Amarasinghe. StreamIt: A Language for Streaming Applications. In Computational Complexity, 2002.
29. X. Tian, A. Bik, M. Girkar, P. Grey, H. Saito, and E. Su. Intel OpenMP C++/Fortran Compiler for Hyper-Threading Technology: Implementation and Performance. Intel Technology Journal, Q1 2002.
30. X. Tian, M. Girkar, S. Shah, D. Armstrong, E. Su, and P. Petersen. Compiler and Runtime Support for Running OpenMP Programs on Pentium and Itanium Architectures. In Proceedings of the 17th International Symposium on Parallel and Distributed Processing, April 2003.
31. O. Wechsler. Inside Intel Core Microarchitecture: Setting New Standards for Energy-efficient Performance. Technology@Intel Magazine, 2006.
32. D. Zhang, Z. Li, H. Song, and L. Liu. A Programming Model for an Embedded Media Processing Architecture. In Embedded Computer Systems: Architecture, Modeling, and Simulation, 2005.