Adaptive memory power management techniques for HPC workloads

18th International Conference on High Performance Computing, HiPC 2011

Volumn , Issue , 2011, Pages

  Elangovan, Karthik ^a   Rodero, Ivan ^a   Parashar, Manish ^a   Guim, Francesc ^b   Hernandez, Isaac ^b  

^a RUTGERS UNIVERSITY   (United States)

^b Intel Barcelona   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BUDGET CONTROL; DYNAMIC FREQUENCY SCALING; DYNAMIC RANDOM ACCESS STORAGE; ENERGY CONSERVATION; MEMORY ARCHITECTURE; VOLTAGE SCALING;

ADAPTIVE MEMORY; COMPUTING WORKLOADS; DYNAMIC VOLTAGE AND FREQUENCY SCALING; ENERGY; ENERGY SAVINGS; ENERGY-SAVINGS; MEMORY POWER MANAGEMENT; MEMORY SUBSYSTEMS; PERFORMANCE COMPUTING; POWER MANAGEMENT TECHNIQUES;

BANDWIDTH;

EID: 84858065781     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HiPC.2011.6152740     Document Type: Conference Paper

References (34)

1. "Report to congress on server and data center energy efficiency," U.S. Environmental Protection Agency, Tech. Rep., August 2007.
2. L. A. Barroso and U. Hölzle, "The case for energy-proportional computing," Computer, vol. 40, pp. 33-37, 2007.
3. I. Rodero, S. Chandra, M. Parashar, R. Muralidhar, H. Seshadri, and S. Poole, "Investigating the potential of application-centric aggressive power management for hpc workloads," in 17th International Confer-ence on High Performance Computing (HiPC), 2010, pp. 1-10.
4. "Jedec. ddr3 sdram standard," 2009.
5. Micron, "Calculating memory system power for ddr3," July 2007.
6. E. N. Elnozahy, M. Kistler, and R. Rajamony, "Energy-efficient server clusters," in 2nd international conference on Power-aware computer systems, 2003, pp. 179-197.
7. N. Kappiah, V. W. Freeh, and D. K. Lowenthal, "Just in time dynamic voltage scaling: exploiting inter-node slack to save energy in MPI programs," in ACM/IEEE conference on Supercomputing (SC), 2005, p. 33.
8. R. Ge, X. Feng, and K. W. Cameron, "Performance-constrained distributed dvs scheduling for scientific applications on power-aware clusters," in ACM/IEEE conference on Supercomputing (SC), 2005, p. 34.
9. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced cpu energy," in 36th Annual Symposium on Foundations of Computer Science, 1995, p. 374.
10. D. Zhu, R. Melhem, and B. R. Childers, "Scheduling with dynamic voltage/speed adjustment using slack reclamation in multiprocessor realtime systems," IEEE Trans. Parallel Distrib. Syst., vol. 14, July 2003.
11. Q. Cai, J. González, R. Rakvic, G. Magklis, P. Chaparro, and A. González, "Meeting points: using thread criticality to adapt multicore hardware to parallel regions," in International Conference on Parallel Architectures and Compilation Techniques, 2008, pp. 240-249.
12. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin, "Hardware and Software Techniques for Controlling DRAM Power Modes," IEEE Trans. Comput., vol. 50, no. 11, pp. 1154-1173, 2001. (Pubitemid 33149145)
13. V. Delaluz, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin, "Energyoriented compiler optimizations for partitioned memory architectures," in International conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'00), 2000, pp. 138-147.
14. V. Delaluz, M. Kandemir, and I. Kolcu, "Automatic data migration for reducing energy consumption in multi-bank memory systems," in 39th Design Automation Conference (DAC'02), 2002, pp. 213-218.
15. V. Delaluz, A. Sivasubramaniam, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin, "Scheduler-based DRAM energy management," in 39th Design Automation Conference (DAC'02), 2002, pp. 697-702.
16. Y. Cho and N. Chang, "Memory-aware energy-optimal frequency assignment for dynamic supply voltage scaling," in International Symposium on Low Power Electronics and Design (ISLPED'04), 2004, pp. 387-392. (Pubitemid 40454746)
17. M. C. Huang, J. Renau, and J. Torrellas, "Positional adaptation of processors: application to energy reduction," in 30th International Symposium on Computer Architecture (ISCA'03), 2003, pp. 157-168.
18. H. B. Fradj, C. Belleudy, and M. Auguin, "System level multi-bank main memory configuration for energy reduction," in International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2006, pp. 84-94. (Pubitemid 44576854)
19. H. B. Fradj, C. Belleudy, and M. Auguin, "Multi-bank main memory architecture with dynamic voltage frequency scaling for system energy optimization," in Euromicro Conference on Digital System Design (DSD), 2006, pp. 89-96. (Pubitemid 47271464)
20. X. Li, Z. Li, F. David, P. Zhou, Y. Zhou, S. Adve, and S. Kumar, "Performance directed energy management for main memory and disks," in 11th International conference on Architectural support for programming languages and operating systems, 2004, pp. 271-283.
21. X. Li, Z. Li, Y. Zhou, and S. Adve, "Performance directed energy management for main memory and disks," ACM Transactions on Storage, vol. 1, no. 3, pp. 346-380, 2005.
22. X. Li, R. Gupta, S. V. Adve, and Y. Zhou, "Cross-component energy management: joint adaptation of processor and memory," ACM Trans. Archit. Code Optim., vol. 4, no. 3, p. 14, 2007.
23. B. Diniz, D. Guedes, W. Meira, Jr., and R. Bianchini, "Limiting the power consumption of main memory," in 34th International Symposium on Computer Architecture (ISCA'07), 2007, pp. 290-301. (Pubitemid 47582111)
24. I. Hur and C. Lin, "A comprehensive approach to DRAM power management," in 14th International Conference on High-Performance Computer Architecture (HPCA), 2008, pp. 305-316.
25. H. Zheng, J. Lin, Z. Zhang, and Z. Zhu, "Decoupled dimm: building high-bandwidth memory system using low-speed dram devices," in 36th International symposium on Computer architecture, 2009, pp. 255-266.
26. H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu, "Mini-rank: Adaptive dram architecture for improving memory power efficiency," in 41st IEEE/ACM International Symposium on Microarchi-tecture, 2008, pp. 210-221.
27. A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. P. Jouppi, "Rethinking dram design and organization for energy-constrained multi-cores," in 37th International symposium on Computer architecture, 2010, pp. 175-186.
28. Q. Deng, D. Meisner, L. Ramos, T. F. Wenisch, and R. Bianchini, "Memscale: active low-power modes for main memory," in 6th International conference on Architectural support for programming languages and operating systems, 2011, pp. 225-238.
29. H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu, "Memory power management via dynamic voltage/frequency scaling," in 8th ACM International Conference on Autonomic Computing, 2011, pp. 31-40.
30. C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, , and K. Hazelwood, "Pin: building customized program analysis tools with dynamic instrumentation." ACM SIGPLAN Confer-ence on Programming Language Design and Implementation, 2005.
31. K. Hazelwood, G. Lueck, and R. Cohn, "Scalable support for multithreaded applications on dynamic binary instrumentation systems," in 2009 International Symposium on Memory Management (ISMM), Dublin, Ireland, June 2009, pp. 20-29.
32. A. Jaleel, R. S. Cohn, C. keung Luk, and B. Jacob, "Cmpsim: A pinbased on-the-fly multi-core cache simulator," in 4th Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), 2008.
33. J. Moses, K. Aisopos, A. Jaleel, R. Iyer, R. Illikkal, D. Newell, and S. Makineni, "Cmpschedsim: Evaluating os/cmp interaction on shared cache management," in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2009, pp. 113-122.
34. "Pagemap -Linux Kernel -Documentation /vm /pagemap.txt," January 2011.