Cross-Component Energy Management: Joint Adaptation of Processor and Memory

ACM Transactions on Architecture and Code Optimization

Volumn 4, Issue 3, 2007, Pages 14-

  Li, Xiaodong ^a   Gupta, Ritu ^a   Adve, Saritav ^a   Zhou, Yuanyuan ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

adaptive systems; Algorithms; control algorithms; Design; Energy management; low power design; memory; Performance; performance guarantee; processor

Indexed keywords

EID: 85013786846     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1275937.1275938     Document Type: Article

References (42)

1. Albonesi, D. H. 1999. Selective cache ways: On-demand cache resource allocation. In Proc. of the 32nd Annual Intl. Symp. on Microarchitecture.
2. Bahar, R. I. and Manne, S. 2001. Power and energy reduction via pipeline balancing. In Proc. of the 28th Annual Intl. Symp. on Comp. Architecture.
3. Balasubramonian, R. et al. 2000. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In Proc. of the 33rd Annual Intl. Symp. on Microarchitecture.
4. Brooks, D. and Martonosi, M. 1999. Dynamically exploiting narrow width operands to improve processor power and performance. In Proc. of the 5th Intl. Symp. on High Performance Comp. Architecture.
5. Brooks, D. et al. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proc. of the 27th Annual Intl. Symp. on Comp. Architecture.
6. Buyuktosunoglu, A. et al. 2000. An adaptive issue queue for reduced power at high performance. In Proc. of the Workshop on Power-Aware Computer Systems.
7. Carrera, E. V. et al. 2003. Conserving disk energy in network servers. In Proceedings of the 17th International Conference on Supercomputing.
8. Cho, Y. and Chang, N. 2004. Memory-aware energy-optimal frequency assignment for dynamic supply voltage scaling. In Proc. of the Intl. Symposium on Low Power Electronics and Design.
9. Delaluz, V. et al. 2000. Energy-oriented compiler optimizations for partitioned memory architectures. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems.
10. Delaluz, V. et al. 2001. Hardware and software techniques for controlling dram power modes. IEEE Transactions on Computers.
11. Delaluz, V. et al. 2002a. Automatic data migration for reducing energy consumption in multibank memory systems. In Design Automation Conference.
12. Delaluz, V. et al. 2002b. Scheduler-based dram energy management. In Design Automation Conference.
13. Dhodhapkar, A. and Smith, J. E. 2002. Managing multi-configuration hardware via dynamic working set analysis. In Proc. of the 29th Annual Intl. Symp. on Comp. Architecture.
14. Dropsho, S. et al. 2002. Integrating adaptive on-chip storage structures for reduced dynamic power. In International Conference on Parallel Architectures and Compilation Techniques.
15. Fan, X. et al. 2003. Synergy between power-aware memory systems and processor voltage scaling. In Proc. of the Workshop on Power-Aware Computer Systems.
16. Felter, W., Rajamani, K., Keller, T., and Rusu, C. 2005. A performance-conserving approach for reducing peak power consumption in server systems. In Proc. of the 2005 Intl Conf. on Supercomputing.
17. Flinn, J. and Satyanarayanan, M. 1999. Energy-aware adaptation for mobile applications. In Proceedings of the Symposium on Operating Systems Principles.
18. Folegnani, D. and Gonzlez, A. 2001. Energy-effective issue logic. In Proc. of the 28th Annual Intl. Symp. on Comp. Architecture.
19. Govil, K., Chan, E., and Wasserman, H. 1995. Comparing algorithms for dynamic speed-setting of a low-power CPU. In Proc. of the 1st Intl. Conf. on Mobile Computing and Networking.
20. Gurumurthi, S. et al. 2003. Drpm: Dynamic speed control for power management in server class disks. In Proc. of the 30th Annual Intl. Symp. on Comp. Architecture.
21. Huang, M. et al. 2000. A framework for dynamic energy efficiency and temperature management. In Proc. of the 33rd Annual Intl. Symp. on Microarchitecture.
22. Huang, H., Pillai, P., and Shin, K. 2003a. Design and implementation of power-aware virtual memory. In USENIX Conference.
23. Huang, M. C. et al. 2003b. Positional processor adaptation: Application to energy reduction. In Proc. of the 30th Annual Intl. Symp. on Comp. Architecture.
24. Hughes, C. J. and Adve, S. V. 2004. A formal approach to frequent energy adaptations for multimedia applications. In Proc. of the 31th Annual Intl. Symp. on Comp. Architecture.
25. Hughes, C. J. et al. 2001. Saving energy with architectural and frequency adaptations for multimedia applications. In Proc. of the 34th Annual Intl. Symp. on Microarchitecture.
26. Hughes, C. J. et al. 2002. RSIM: Simulating shared-memory multiprocessors with ILP processors. IEEE Computer.
27. Isci, C. and Martonosi, M. 2006. Phase characterization for power: Evaluating control-flow-based and event-counter-based techniques, In Proc. of the 12th Intl. Symp. on High Performance Comp. Architecture.
28. Kravets, R. and Krishnan, P. 1998. Power management techniques for mobile communication. In MobiCom. 157-168.
29. Lebeck, A. R. et al. 2000. Power aware page allocation. In Proc. of the 8th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems.
30. Lefurgy, C. et al. 2003. Energy management for commercial servers. IEEE Computer 36, 12 (Dec. ), 39-48.
31. Li, X. et al. 2004. Performance directed energy management for main memory and disk. In Proc. of the 12th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems.
32. Lu, Z. et al. 2002. Control-theoretic dynamic voltage and frequency scaling for multimedia workloads. In Proc. of the 2002 International Conference on Compilers, Architectures, and Synthesis for Embedded Systems.
33. Manne, S. et al. 1998. Pipeline gating: Speculation control for energy reduction. In Proc. of the 25th Annual Intl. Symp. on Comp. Architecture.
34. Maro, R. et al. 2000. Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors. In Proc. of the Workshop on Power-Aware Computer Systems.
35. Ponomarev, D. et al. 2001. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources. In Proc. of the 34th Annual Intl. Symp. on Microarchitecture.
36. RAMBUS. 1999. Rdram. http://www. rambus. com.
37. Sachs, D., Adve, S., and Jones, D. 2003. Cross-layer adaptive video coding to reduce energy on general-purpose processors. In Proc. Intl. Conf. Image Processing (ICIP).
38. Sasanka, R. et al. 2002. Joint local and global hardware adaptations for energy. In Proc. of the 10th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems.
39. Sherwood, T. et al. 2002. Automatically characterizing large scale program behavior. In Proc. of the 10th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems.
40. Sherwood, T. et al. 2003. Phase tracking and prediction. In Proc. of the 30th Annual Intl. Symp. on Comp. Architecture.
41. Vardhan, V. et al. 2005. Integrating fine-grained application adaptation with global adaptation for saving energy. In Proceedings of the 2nd International Workshop on Power-Aware Real-Time Computing (PARC). Extended version submitted to the International Journal of Embedded Systems, special issue on “Low Power Real-Time Embedded Computing”.
42. Yuan, W. et al. 2003. Design and evaluation of a cross-layer adaptation framework for mobile multimedia systems. In Proc. SPIE Conf. on Multimedia Computing and Networking (MMCN).