CMPsched$im: evaluating OS/CMP interaction on shared cache management

ISPASS 2009 - International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2009, Pages 113-122

  Moses, Jaideep ^a   Aisopos, Konstantino ^a,b   Jaleel, Aamer ^a   Iyer, Rav ^a   Illikkal, Ramesh ^a   Newell, Don ^a   Makineni, Srihari ^a  

^a INTEL CORPORATION   (United States)

^b PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALTERNATIVE APPROACH; EXECUTION ENVIRONMENTS; INSTRUMENTATION TOOLS; OPERATING SYSTEMS; OPTIMAL SCHEDULING; PERFORMANCE ANALYSIS; RESOURCE MONITORING; SCHEDULING HEURISTICS; SHARED CACHE; SHARED RESOURCES; USER-LEVEL SCHEDULING; VIRTUAL MACHINE MONITORS;

COMPUTER OPERATING SYSTEMS; NANOTECHNOLOGY; OPTIMIZATION;

SCHEDULING;

EID: 70349169080     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2009.4919643     Document Type: Conference Paper

References (16)

1. AMD Inc., "AMD Multi-core Processors," http://multicore.amd. com/en/
2. D. Chandra, F. Guo, et al. Predicting inter-thread cache contention on a chip multiprocessor architecture", 11th International Symposium on High Performance Computer Architecture (HPCA), Feb 2005.
3. N. Enright Jerger, D. Vantrease, M. H. Lipasti, "Evaluation of Server Consolidation Workloads for Multicore Designs," IISWC-2007
4. Intel Xeon 5400 Series, ftp://download.intel.com/products/processor/xeon/ dc54kprodbrief.pdf
5. Intel Corporation, "World's first quad-core processors for desktop and mainstream processors," http://www.intel.com/quad-core/
6. R. Iyer. CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms. In Proc. of 18th Annual International Conference on Supercomputing (ICS'04), July 2004.
7. R. Iyer, L. Zhao, et al., "QoS Policies and Architecture for Cache/Memory in CMP Platforms", the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), June 2007
8. S. Kim, D. Chandra, and Y. Solihin. Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In Proc. of 13th Int'l Conf. on Parallel Arch. & Complication Techniques (PACT), Sept 2004.
9. R. Kumar, D. Tullsen et al., Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, In 31st International Symposium on Computer Architecture, June, 2004
10. M. R. Marty, M.D. Hill Virtual Hierarchies to Support Server Consolidation, ISCA 2007
11. M. K. Qureshi and Y. N. Patt. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches In Proc. of Annual Int'l Symposium on Microarchitecture (MICRO), June 2006.
12. N. Rafique, W.T. Lim and M. Thottethodi. Architectural Support for Operating System-Driven CMP Cache Management. In Proc. of the 15th International Conference on Parallel Architectures and Compilation Technology (PACT 2006), Sept 2006
13. L. Zhao et. al Cache Scouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms, PACT 2007
14. Pin - A dynamic binary instrumentation tool http://rogue.colorado.edu/ pin/
15. A. Jaleel et al: CMPim- A Pin-Based On-The-Fly Multi-Core Cache Simulator, Fourth Annual Workshop on Modeling, Benchmarking and Simulation (MoBS) colocated with ISCA 2008
16. J. Calandrino et al: Linsched-The Linux scheduler simulator, PDCCS 2008