Energy-oriented compiler optimizations for partitioned memory architectures

Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2000, Pages 138-147

  Delaluz, V ^a   Kandemir, M ^a   Vijaykrishnan, N ^a   Irwin, M J ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; FREQUENCIES; PROGRAM COMPILERS; STORAGE ALLOCATION (COMPUTER);

MEMORY ARCHITECTURE;

COMPUTER ARCHITECTURE;

EID: 0034592555     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/354880.354900     Document Type: Conference Paper

References (21)

1. R. Bhargava, L. K. John, B. L. Evans, and R.Radhakrishnan. Evaluating MMX technology using DSP and multimedia applications. In Proc. the IEEE Symposium on Microarchitecture, Dallas, Texas, pp.37-46, Dec. 1998.
2. F. Cathoor, S. Wuytack, E. De Greef, F. Fransen L. Nachtergaele, and H. De Man. System-level transformations for low-power data transfer and storage. In Low-Power CMOS Design, R. Chandrakasan and R. Brodersen, Eds. IEEE Press, Piscataway, NJ.
3. L-G. Chen, W-T Chen, Y-S. Jehng, and C-T. Church. An efficient parallel motion estimation algorithm for digital image processing. IEEE Trans. Circuits and Systems for Video Tech, 1(4):378-385, December 1991.
4. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. Memory energy management using software and hardware directed power mode control. Technical Report CSE-00-004, Dept. of Computer Science and Engineering, The Pennsylvania State University, April 2000.
5. E. D. Granston and H. A. G. Wijshoff. Managing pages in shared virtual memory systems: getting the compiler into the game. In Proc. the 1993 international conference on Supercomputing, July 1993, Tokyo, Japan, pages 11-20.
6. W-M. W. Hwu. Embedded microprocessor comparison (ECE412 Class Notes). http://www.crhc.uinc.edu/IMPACT/ece412/public_html/Notes/412_lec1/ppframe.htm.
7. M. Kandemir, A. Choudhary, J. Ramanujam, and P. Banerjee. Improving locality using loop and data transformations in an integrated framework. In Proc. International Symposium on Microarchitecture, Dallas, TX, December, 1998.
8. S. Y. Liao. Code Generation and Optimization for Embedded Digital Signal Processors. Ph.D. Thesis, Dept. of EECS, MIT, Cambridge, Massachusetts, June 1996.
9. M. Mace. Memory Storage Patterns in Parallel Processing, Kluwer Academic Publishers, Boston, MA, 1987.
10. T. C. Mowry. Tolerating latency through software-controlled data prefetching. Ph.D. Thesis, Stanford University, Computer Systems Laboratory, March 1994.
11. S. S. Muchnick. Advanced Compiler Design Implementation. Morgan Kaufmann Publishers, San Francisco, California, 1997.
12. M. O'Boyle and P. Knijnenburg. Integrating loop and data transformations for global optimisation. In Proc. International Conference on Parallel Architectures and Compilation Techniques, October 1998, Paris, France.
13. 128/144-MBit Direct RDRAM Data Sheet, Rambus Inc., May 1999.
14. W-T. Shiue and C. Chakrabarti, Memory exploration for low power, embedded systems, CLPE-TR-9-1999-20, Technical Report, Center for Low Power Electronics, Arizona State University, 1999.
15. C.-L. Su and A. M. Despain. Cache design trade-offs for power and performance optimization: A case study, In Proc. International Symposium on Low Power Electronics and Design, pp. 63-68, 1995.
16. D. Tennenhouse. Pro-Active Computing. http://www.darpa.mil/ito/Proceedings[DARPATech99_html.
17. V. Tiwari and M. T-C. Lee. Power analysis of a 32-bit embedded microcontroller. In Proc. the Asia and South Pacific Design Automation Conference, pp. 141-148, 1995.
18. M. C. Toburen, T. M. Conte, and M. Reilly. Instruction scheduling for low power dissipation in high performance processors. In Proc. the Power Driven Micro-architecture Workshop in conjunction with the ISCA '98. Barcelona, Spain, June 1998.
19. R. Triolet, F. Irigoin, and P. Feautrier. Direct parallelization of CALL statements. In Proc. ACM SIGPLAN'86 Symposium on Compiler Construction, Palo Alto, CA, pp. 175-185, June 1986.
20. R. Wilson et al. SUIF: An infrastructure for research on parallelizing and optimizing compilers. ACM SIGPLAN Notices, 29(12):31-37, December 1994.
21. M. Wolfe. High Performance Compilers for Parallel Computing, Addison Wesley, CA, 1996.