Generic software framework for adaptive applications on FPGAs

Proceedings - IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009

Volumn , Issue , 2009, Pages 55-62

  Fahmy, Suhaib A ^a   Lotze, Jörg ^a   Noguera, Juanjo ^b   Doyle, Linda ^a   Esser, Robert ^b  

^a TRINITY COLLEGE DUBLIN   (Ireland)

^b XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE APPLICATION; FPGA PARTIAL RECONFIGURATION; GENERIC SOFTWARES; IMPLEMENTATION PLATFORMS; RUNTIME SYSTEMS; RUNTIMES; SOFTWARE COMPONENT; SYSTEM DESIGNERS; SYSTEM MODELS; WIRELESS APPLICATION;

ARCHITECTURE; COMPUTER SOFTWARE; COMPUTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MODEL STRUCTURES; SOFTWARE ARCHITECTURE;

ADAPTIVE CONTROL SYSTEMS;

EID: 74349085065     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2009.6     Document Type: Conference Paper

References (15)

1. S. Haykin, "Cognitive radio: Brain-empowered wireless communications," IEEE J. Sel. Areas Commun., vol. 23, no. 2, pp. 201-220, Feb. 2005.
2. F.J. Mullany et al., "Self-deployment, self-configuration: Critical future paradigms for wireless access networks," in Workshop on Autonomic Communication (WAC), 2004.
3. R. Lysecky and F. Vahid, "A configurable logic architecture for dynamic hardware/software partitioning," Design, Automation and Test in Europe (DATE), 2004.
4. P. Lysaght et al., "Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs," in International Conference on Field Programmable Logic and Applications (FPL), 2006.
5. M. Hübner et al., "New 2-dimensional partial dynamic reconfiguration techniques for real-time adaptive microelectronic circuits," in International Symposium on Emerging VLSI Technologies and Architectures (ISVLSI), 2006.
6. K. Paulsson et al., "On-line routing of reconfigurable functions for future self-adaptive systems - investigations within the æther project," in International Conference on Field Programmable Logic and Applications (FPL), Aug. 2007.
7. N. Steiner and P. M. Athanas, "Autonomous computing systems: A proof-of-concept," in Engineering of Reconfigurable Systems & Algorithms (ERSA), 2007.
8. C. Claus et al., "Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system," in Design, Automation and Test in Europe (DATE), 2007.
9. C. Kachris and S. Vassiliadis, "Performance evaluation of an adaptive FPGA for network applications," in Workshop on Rapid System Prototyping, 2006.
10. R. Tessier, S. Swaminathan, R. Ramaswamy, D. Goeckel, and W. Burleson, "A reconfigurable, power-efficient adaptive viterbi decoder," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 4, pp. 484-488, 2005.
11. M. French, E. Anderson, and D. Kang, "Autonomous system on a chip adaptation through partial runtime reconfiguration," in IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Apr. 2008.
12. J. Lotze, S.A. Fahmy, J. Noguera, L. Doyle, and R. Esser, "An FPGA-based cognitive radio framework," in Irish Signals and Systems Conference (ISSC), 2008.
13. S. Neuendorffer and C. Epifanio, "Generic partially reconfigured processor systems applied to software defined radio," in SDR Forum Technical Conference, 2007.
14. G. Wrigley et al., "ReConfigME: A detailed implementation of an operating system for reconfigurable computing," in Parallel and Distributed Processing (PDP), 2006.
15. Ettus Research LLC, Mountain View, California, USA, Universal Software Radio Peripheral - The Foundation for Complete Software Radio Systems, Nov. 2006.