Fast and accurate resource estimation of RTL-based designs targeting FPGAS

Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2008, Pages 59-64

  Schumacher, Paul ^a   Jha, Pradip ^a  

^a XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURATE; BENCHMARK SUITES; COMPLEX DESIGNS; HETEROGENEOUS PLATFORMS; RESOURCE ESTIMATIONS;

APPLICATIONS; BENCHMARKING; COMPLEXATION; ESTIMATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

DESIGN;

EID: 54949150681     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2008.4629908     Document Type: Conference Paper

References (10)

1. http://www.xilinx.com
2. Shi, C., Hwang, J., McMillan, S., Root, A., and Singh, V., "A System Level Resource Estimation Tool for FPGAs", International Conference on Field Programmable Logic and Applications (FPL), 2004.
3. Brandolese, C., Fornaciari, W., and Salice, F., "An Area Estimation Methodology for FPGA Based Designs at SystemC-Level", Design Automation Conference (DAC), June 2004.
4. Bilavarn, S., Gogniat, G., Philippe, J., and Bossuet, L., "Fast Prototyping of Reconfigurable Architectures From a C Program", International Symposium on Circuits and Systems (ISCAS), 2003.
5. Kulkarni, D., Najjar, W., Rinker, R., and Kurdahi, F., "Compile-Time Area Estimation for LUT-Based FPGAs", ACM Transactions on Design Automation of Electronic Systems, January 2006.
6. Nayak, A., Haldar, M., Choudhary, A., and Banerjee, P., "Accurate Area and Delay Estimators for FPGAs", Design, Automation, & Test in Europe (DATE), 2002.
7. Bjureus, P., Millberg, M., and Jantsch, A., "FPGA Resource and Timing Estimation from Matlab Execution Traces", CODES, May 2002.
8. Milder, P., Ahmed, M., Hoe, J., and Puschel, M., "Fast and Accurate Resource Estimation of Automatically Generated Custom DFT IP Cores", FPGA Conference, February 2006.
9. Xu, M. and Kurdahi, F., "ChipEst-FPGA: A Tool for Chip Level Area and Timing Estimation of Lookup Table Based FPGAs for High Level Applications", ASP-DAC, 1997.
10. http://www.verific.com