Applying out-of-core QR decomposition algorithms on FPGA-based systems

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 86-91

  Tai, Yi Gang ^a   Lo, Chia Tien Dan ^a   Psarris, Kleanthis ^a  

^a University of Texas at San Antonio   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; CURVE FITTING;

CORE ALGORITHMS; INTERNAL MEMORIES; LEAST SQUARES PROBLEMS; MAIN MEMORIES; QR DECOMPOSITIONS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 48149098623     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380630     Document Type: Conference Paper

References (12)

1. C. L. Lawson and R. J. Hanson, Solving Least Squares Problems, ser. New Ed. Soc for Industrial & Applied Math, 1995.
2. D. S. Briggs, "High fidelity deconvolution of moderately resolved sources," Ph.D. dissertation, New Mexico Institute of Mining and Technology, 1995.
3. E. Anderson, Z. Bai, C. Bischof, S. Blackford, J. Demmel, J. Dongarra, J. D. Croz, A. Greenbaum, S. Hammarling, A. McKenney, and D. Sorensen, LAPACK Users' Guide, 3rd ed., Society for Industrial and Applied Mathematics,
4. E. Elmroth, F. Gustavson, I. Jonsson, and B. Kȧgström, "Recursive blocked algorithms and hybrid data structures for dense matrix library software," SIAM Review, vol. 46, no. 1, pp. 3-45, 2004.
5. Q. Yi, K. Kennedy, H. You, K. Seymour, and J. Dongarra, "Automatic blocking of QR and LU factorizations for locality," in MSP '04: Proceedings of the 2004 workshop on Memory system performance. New York, NY, USA: ACM Press, 2004, pp. 12-22.
6. B. C. Gunter and R. A. V. D. Geijn, "Parallel out-of-core computation and updating of the QR factorization," ACM Trans. Math. Softw., vol. 31, no. 1, pp. 60-78, 2005.
7. C.-T. D. Lo, Y.-G. Tai, K. Psarris, and W.-J. Hwang, "Super fast hardware string matching," in FPT '06: 2006 IEEE International Conference on Field Programmable Technology, 2006, pp. 385-388.
8. Y.-G. Tai, C.-T. D. Lo, and K. Psarris, "An FPGA-based computation model for blocked algorithms," in AIC '06: 6th WSEAS International Conference on Applied Informatics and Communications, 2006, pp. 286-291.
9. C.-T. D. Lo, Y.-G. Tai, and K. Psarris, "FPGA-based hardware acceleration on I/O-bound scientific applications," WSEAS Transactions on Computers, vol. 5, no. 12, pp. 2977-2983, 2006.
10. IBM CoreConnect bus architecture: A 32-, 64-, 128-bit core on-chip bus structure, http://www.ibm.com/chips/products/coreconnect.
11. M. Weinhardt and W. Luk, "Pipeline vectorization for recon-figurable systems," in FCCM '99: Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines. Washington, DC, USA: IEEE Computer Society, 1999, p. 52.
12. R. C. Whaley and J. J. Dongarra, "Automatically tuned linear algebra software," in Supercomputing '98: Proceedings of the 1998 ACM/IEEE conference on Supercomputing (CDROM). Washington, DC, USA: IEEE Computer Society, 1998, pp. 1-27.