A 28 nm 0.6 v low power DSP for mobile applications

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 1, 2012, Pages 35-46

  Ickes, Nathan ^a   Gammie, Gordon ^b   Sinangil, Mahmut E ^a   Rithe, Rahul ^a   Gu, Jie ^c   Wang, Alice ^b   Mair, Hugh ^b   Datla, Satyendra ^b   Rong, Bing ^b   Honnavara Prasad, Sushma ^d   Ho, Lam ^b   Baldwin, Greg ^b   Buss, Dennis ^a,b   Chandrakasan, Anantha P ^a   Ko, Uming ^b  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c MaxLinear Inc   (United States)

^d BROADCOM CORPORATION   (United States)

Author keywords

Low power electronics; microprocessors

Indexed keywords

ADVANCED PROCESS; CELL LIBRARY; HIGH-POWER; HIGH-SPEED; LOCAL V; LOW POWER DSP; LOW VOLTAGES; LOW-VOLTAGE; MOBILE APPLICATIONS; MODES OF OPERATION; OPERATING POINTS; STATISTICAL STATIC TIMING ANALYSIS; SYSTEM-ON-CHIP; ULTRALOW VOLTAGE; WIDE SUPPLY VOLTAGE RANGE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DESIGN; LOW POWER ELECTRONICS; MICROPROCESSOR CHIPS; MOBILE DEVICES; POWER ELECTRONICS; PROGRAMMABLE LOGIC CONTROLLERS; SOLID STATE DEVICES; TIMING DEVICES;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 84655166926     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2169689     Document Type: Article

References (14)

1. B. H. Calhoun and A. Chandrakasan, "Characterizing and modeling minimum energy operation for subthreshold circuits," in Proc. ISLPED, 2004, pp. 90-95.
2. B. Cheng, D. Dideban, N. Moezi, C. Miller, G. Roy, X. Wang, S. Roy, and A. Asenov, "Benchmarking statistical compact modeling strategies for capturing device intrinsic parameter fluctuations in BSIM4 and PSP," IEEE Design and Test of Computers, vol. 27, no. 2, pp. 26-35, Mar. 2010.
3. J. Kwong and A. Chandrakasan, "Variation-driven device sizing for minimum energy sub-threshold circuits," in Proc. ISLPED, 2006, pp. 8-13.
4. H. Nho, P. Kolar, F. Hamzaoglu, Y. Wang, E. Karl, N. Yong-Gee, U. Bhattacharya, and K. Zhang, "A 32 nm high-κ metal gate SRAM with adaptive dynamic stability enhancement for low-voltage operation," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2010, pp. 346-347.
5. 2 cell in 32 nm high-κ metal-gate CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2010, pp. 348-349.
6. A. Kawasumi, T. Yabe, Y. Takeyama, O. Hirabayashi, K. Kushida, A. Tohata, T. Sasaki, A. Katayama, G. Fukano, Y. Fujimura, and N. Otsuka, "A single-power-supply 0.7 V 1 GHz 45 nm SRAM with an asymmetrical unit-;3 ratio memory cell," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2008, pp. 382-383.
7. L. Chang, D. M. Fried, J. Hergenrother, W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, N. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch, "Stable SRAM cell design for the 32 nm node and beyond," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 128-129.
8. T SRAM employing sense-amplifier redundancy," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2006, pp. 328-329.
9. L. Chang, Y. Nakamura, R. K. Montoye, J. Sawada, A. K. Martin, K. Kinoshita, F. Gebara, K. Agarwal, D. Acharyya, W. Haensch, K. Hosokawa, and D. Jamsek, "A 5.3 GHz 8T-SRAM with operation down to 0.41 V in 65 nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, 2007, pp. 252-253.
10. E. Seevinck, F. List, and J. Lohstroh, "Static noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 748-754, Oct. 1987.
11. S. O. Toh, Z. Guo, and B. Nikolic, "Dynamic SRAM stability characterization in 45 nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, 2010, pp. 35-36.
12. M. Yamaoka, K. Osada, and T. Kawahara, "A cell-activation-time controlled SRAM for low-voltage operation in DVFS SoCs using dynamic stability analysis," in Proc. ESSCIRC, 2008, pp. 286-289.
13. 2 cell in 65 nm technology utilizing self-write-back sense amplifier and cascaded bit line scheme," IEEE Trans. Syst. Sci. Cybern., vol. 44, no. 4, pp. 1192-1198, 2009.
14. R. Rithe, S. Chou, J. Gu, A. Wang, S. Datla, G. Gammie, D. Buss, and A. Chandrakasan, "The effect of random dopant fluctuations on logic timing at low voltage," IEEE Trans. VLSI Syst., pp. 1-14, 2011, preprint.