Dynamic access distance driven cache replacement

Transactions on Architecture and Code Optimization

Volumn 8, Issue 3, 2011, Pages

  Feng, Min ^a   Tian, Chen ^a   Lin, Changhui ^a   Gupta, Rajiv ^a  

^a University of California Riverside   (United States)

Author keywords

Cache replacement policy; L2 Cache; Value prediction

Indexed keywords

ADAPTIVE PREDICTORS; ARCHITECTURAL SUPPORT; CACHE REPLACEMENT; CACHE REPLACEMENT POLICY; L2 CACHE; REPLACEMENT POLICY; RUNTIMES; VALUE PREDICTION;

CACHE MEMORY;

INFORMATION USE;

EID: 80455158443     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/2019608.2019613     Document Type: Article

References (32)

1. ALAMELDEEN, A. R. AND WOOD, D. A. 2004. Adaptive cache compression for high-performance processors. In Proceedings of the Annual International Symposium on Computer Architecture
2. BELADY, L. A. 1966. A study of replacement algorithms for a virtual-storage computer. IBM Syst. J. 5, 2, 78-101
3. BEYLS, K. AND D'HOLLANDER, E. 2002. Reuse distance-based cache hint selection. In Proceedings of the International Euro-Par Conference on Parallel Processing
4. BEYLS, K. AND D'HOLLANDER, E. 2005. Generating cache hints for improved program efficiency. J. Syst. Archit. 51, 4, 223-250 (Pubitemid 40371114)
5. EICKEMEYER, R. J. AND VASSILIADIS, S. 1993. A load instruction unit for pipelined processors. IBM J. Resear. Devel. 547-564
6. ETSION, Y. AND FEITELSON, D. G. 2007. L1 cache filtering through random selection of memory references. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques
7. GAO, H. AND WILKERSON, C. 2010. A dueling segmented LRU replacement algorithm with adaptive bypassing. In Proceedings of the JILP Workshop on Computer Architecture Competitions
8. GONZALEZ, A., ALIAGAS, C., AND VALERO, M. 1995. A data cache with multiple caching strategies tuned to different types oflocality. In Proceedings of the International Conference on Supercomputing
9. GU, X., BAI, T., GAO, Y., ZHANG, C., ARCHAMBAULT, R., AND DING, C. 2008. P-opt: Program-directed optimal cache management. In Proceedings of the International Workshop on Languages and Compilers for Parallel Computing. 217-231
10. HARDAVELLAS, N., SOMOGYI, S.,WENISCH, T. F.,WUNDERLICH, R. E., CHEN, S., KIM, J., FALSAFI, B., HOE, J. C., AND NOWATZYK, A. G. 2004. Simflex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. SIGMETRICS Eval. Rev. 31, 4, 31-34
11. HP. 2002. Inside the Intel Itanium 2 processor. Tech. white paper, HP
12. JALEEL, A.,HASENPLAUGH,W.,QURESHI,M. K.,SEBOT, J.,STELLY, S., AND EMER, J. 2008. Adaptive insertion policies for matching shared caches. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques
13. JALEEL, A., THEOBALD, K. B., STEELY, JR., S. C., AND EMER, J. 2010. High performance cache replacement using re-reference interval prediction (RRIP). In Proceedings of the Annual International Symposium on Computer Architecture. 60-71
14. JOHNSON, T. L. 1998. Run-time adaptive cache management. PhD thesis, University of Illinois, Urbana, IL
15. KAXIRAS, S., HU, Z., AND MARTONOSI, M. 2001. Cache decay: exploiting generational behavior to reduce cache leakage power. In Proceedings of the Annual International Symposium on Computer Architecture
16. KERAMIDAS, G., PETOUMENOS, P., AND KAXIRAS, S. 2007. Cache replacement based on reuse-distance prediction. In Proceedings of the IEEE International Conference on Computer Design
17. KHAN, S. M., TIAN, Y., AND JIMENEZ, D. A. 2010. Sampling dead block prediction for last-level caches. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture. 175-186
18. KHARBUTLI, M. AND SOLIHIN, Y. 2005. Counter-based cache replacement algorithms. In Proceedings of the IEEE International Conference on Computer Design
19. LAI, A., FIDE, C., AND FALSAFI, B. 2001. Dead-block prediction & dead-block correlating prefetchers. In Proceedings of the Annual International Symposium on Computer Architecture
20. LIN, W. AND REINHARDT, S. 2002. Predicting last-touch references under optimal replacement. Tech. rep. CSETR- 447-02, University of Michigan
21. LIPASTI, M. H.,WILKERSON, C. B., AND SHEN, J. P., 1996. Value locality and load value prediction. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems. 138-147
22. MAGNUSSON, P. S., CHRISTENSSON, M., ESKILSON, J., FORSGREN, D., HALLBERG, G., HOGBERG, J., LARSSON, F., MOESTEDT, A., AND WERNER, B. 2002. Simics: A full system simulation platform. Computer 35, 50-58
23. MATTSON, R. L., GECSEI, J., SLUTZ, D., AND TRAIGER, I. L. 1970. Evaluation techniques for storage hierarchies. IBM Syst. J. 9, 2, 78-117
24. MCFARLING, S. 1992. Cache replacement with dynamic exclusion. In Proceedings of the Annual International Symposium on Computer Architecture. 191-200
25. QURESHI, M. K, JALEEL, A., PATT, Y. N., STEELY, S. C., AND EMER, J. 2007. Adaptive insertion policies for high performance caching. In Proceedings of the Annual International Symposium on Computer Architecture
26. RAJAN, K AND RAMASWAMY, G. 2007. Emulating optimal replacement with a shepherd cache. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture. 445-454
27. SCHLANSKER, M. AND RAU, B. 2000. Epic: Explicitly parallel instruction computing. Computer 33, 2, 37-45 (Pubitemid 30549004)
28. THOZIYOOR, S., AHN, J.,MONCHIERO, M., BROCKMAN, J., AND JOUPPI, N. 2008. A comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies. In Proceedings of the Annual International Symposium on Computer Architecture
29. TYSON, G., FARRENS, M.,MATTHEWS, J., AND PLESZKUN, A. R. 1995. A modified approach to data cache management, In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture
30. WANG, Z., MCKINLEY, K. S., ROSENBERG, A. L., AND WEEMS, C. C. 2002. Using the compiler to improve cache replacement decisions. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques
31. WONG, W. A. AND BAER, J.-L. 2000. Modified LRU policies for improving second-level cache behavior. In Proceedings of the International Symposium on High-Performance Computer Architecture
32. WUNDERLICH, R. E.,WENISCH, T. F., FALSAFI, B., AND HOE, J. C. 2003. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In Proceedings of the Annual International Symposium on Computer Architecture.