P-OPT: Program-directed optimal cache management

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5335 LNCS, Issue , 2008, Pages 217-231

  Gu, Xiaoming ^a   Bai, Tongxin ^b   Gao, Yaoqing ^c   Zhang, Chengliang ^d   Archambault, Roch ^c   Ding, Chen ^b  

^a INTEL CHINA RESEARCH CENTER   (China)

^b University of Rochester   (United States)

^c IBM TORONTO LAB   (Canada)

^d Microsoft Redmond Campus ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION; LINGUISTICS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS;

CACHE MANAGEMENT; CACHE UTILIZATION; HARDWARE INTERFACES; MEMORY BANDWIDTHS; MOORE'S LAWS; NEW METHODS; OPTIMALITY; PAPER ADDRESSES; PROCESSOR CORES; SIMULATION STUDIES;

PROGRAM COMPILERS;

EID: 58449099321     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-89740-8_15     Document Type: Conference Paper

References (16)

1. IA-64 Application Developer's Architecture Guide (May 1999)
2. Belady, L.A.: A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal 5(2), 78-101 (1966)
3. Belady, L.A., Nelson, R.A., Shedler, G.S.: An anomaly in space-time characteristics of certain programs running in a paging machine. Commun. ACM 12(6), 349-353 (1969)
4. Beyls, K., D'Hollander, E.: Reuse distance-based cache hint selection. In: Proceedings of the 8th International Euro-Par Conference, Paderborn, Germany (August 2002)
5. Beyls, K., D'Hollander, E.: Generating cache hints for improved program efficiency. Journal of Systems Architecture 51(4), 223-250 (2005)
6. Burger, D.C., Goodman, J.R., Kagi, A.: Memory bandwidth limitations of future microprocessors. In: Proceedings of the 23th International Symposium on Computer Architecture, Philadelphia, PA (May 1996)
7. Cascaval, C., Padua, D.A.: Estimating cache misses and locality using stack distances. In: Proceedings of International Conference on Super-computing, San Francisco, CA (June 2003)
8. Ding, C., Kennedy, K.: Improving effective bandwidth through compiler enhancement of global cache reuse. Journal of Parallel and Distributed Computing 64(1), 108-134 (2004)
9. Fang, C., Carr, S., Onder, S., Wang, Z.: Instruction based memory distance analysis and its application to optimization. In: Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, St. Louis, MO (2005)
10. Marin, G., Mellor-Crummey, J.: Scalable cross-architecture predictions of memory hierarchy response for scientific applications. In: Proceedings of the Symposium of the Las Alamos Computer Science Institute, Sante Fe, New Mexico (2005)
11. Mattson, R.L., Gecsei, J., Slutz, D., Traiger, I.L.: Evaluation techniques for storage hierarchies. IBM System Journal 9(2), 78-117 (1970)
12. Petrank, E., Rawitz, D.: The hardness of cache conscious data placement. In: Proceedings of ACM Symposium on Principles of Programming Languages, Portland, Oregon (January 2002)
13. Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely Jr., S.C., Emer, J.S.: Adaptive insertion policies for high performance caching. In: Proceedings of the International Symposium on Computer Architecture, San Diego, California, USA, June 2007, pp. 381-391 (2007)
14. Sleator, D.D., Tarjan, R.E.: Amortized efficiency of list update and paging rules. Communications of the ACM 28(2) (1985)
15. Wang, Z., McKinley, K.S., Rosenberg, A.L., Weems, C.C.: Using the compiler to improve cache replacement decisions. In: Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, Charlottesville, Virginia (September 2002)
16. Zhong, Y., Dropsho, S.G., Shen, X., Studer, A., Ding, C.: Miss rate prediction across program inputs and cache configurations. IEEE Transactions on Computers 56(3) (2007)