System-level online power estimation using an on-chip bus performance monitoring unit

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 30, Issue 11, 2011, Pages 1585-1598

  Kim, Younghyun ^a   Park, Sangyoung ^a   Cho, Youngjin ^b   Chang, Naehyuck ^a  

^a Seoul National University   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

On chip bus; performance monitoring unit; power estimation

Indexed keywords

ACCURACY LIMITATIONS; AREA OVERHEAD; CYCLE ACCURATE; EFFICIENT POWER; ELECTRONIC SYSTEMS; ENERGY MODEL; ESTIMATION METHODS; FIRST-ORDER; LOW COSTS; OFF-CHIP COMPONENTS; OFF-CHIP MEMORIES; ON CHIPS; ON-CHIP BUS; ONLINE SOFTWARE; OPTIMIZATION ALGORITHMS; PERFORMANCE MONITORING; POWER ESTIMATIONS; POWER MODEL; SYSTEM LEVELS;

BUSES; ENERGY MANAGEMENT; ESTIMATION; ONLINE SYSTEMS;

MONITORING;

EID: 80054803662     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2011.2160349     Document Type: Article

References (38)

1. Y. Cho, Y. Kim, S. Park, and N. Chang, "System-level power estimation using an on-chip bus performance monitoring unit," in Proc. ICCAD, Nov. 2008, pp. 149-154.
2. Y. Cho, S. Park, Y. Kim, and N. Chang, "Model variable reduction technique for high-level energy estimation with an accuracy constraint," in Proc. ISOCC, Nov. 2009, pp. 476-479.
3. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proc. SIGARCH Comput. Archit. News, Jun. 2000, pp. 83-94.
4. I. Lee, Y. Choi, Y. Cho, Y. Joo, H. Lim, H. G. Lee, H. Shim, and N. Chang, "Web-based energy exploration tool for embedded systems," IEEE Des. Test Comput., vol. 21, no. 6, pp. 572-586, Nov.-Dec. 2004.
5. D. Burger and T. M. Austin, "The SimpleScalar tool set, version 2.0," in Proc. SIGARCH Comput. Archit. News, 1997, pp. 13-25.
6. H. Shim, Y. Cho, and N. Chang, "Power saving in hand-held multimedia systems using MPEG-21 digital item adaptation," in Proc. ESTIMedia, Sep. 2004, pp. 13-18.
7. J. Flinn and M. Satyanarayanan, "PowerScope: A tool for profiling the energy usage of mobile applications," in Proc. WMCSA, Feb. 1999, pp. 2-10.
8. N. Chang and K. Kim, "Real-time per-cycle energy consumption measurement of digital systems," Electron. Lett., vol. 36, no. 13, pp. 1169-1171, Jun. 2000.
9. N. Chang, K. Kim, and H. G. Lee, "Cycle-accurate energy consumption measurement and analysis: Case study of ARM7TDMI," in Proc. ISLPED, 2000, pp. 185-190.
10. Intel VTune Performance Analyzer, Intel Corporation, Santa Clara, CA.
11. G. Contreras and M. Martonosi, "Power prediction for Intel XScale processors using performance monitoring unit events," in Proc. ISLPED, Aug. 2005, pp. 221-226.
12. P. Aldworth, "System-on-a-chip bus architecture for embedded applications," in Proc. ICCD, Oct. 1999, pp. 297-298.
13. B. Cordan, "An efficient bus architecture for system-on-chip design," in Proc. Custom Integrated Circuits Conf., 1999, pp. 623-626.
14. W. Remaklus, "On-chip bus structure for custom core logic designs," in Proc. Wescon, Sep. 1998, pp. 7-14.
15. W. Wolf and A. A. Jerraya, Multiprocessor Systems-on-Chips. San Francisco, CA: Morgan Kaufmann, 2004.
16. AMBA AHB Cycle Level Interface (AHB CLI) Specification, ARM, Cambridge, U.K., 2003.
17. The CoreConnect Bus Architecture, IBM, Armonk, NY, 1999.
18. Wishbone System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores, Silicore, Santa Clara, CA, 2002.
19. T. Šimunić, L. Benini, and G. De Micheli, "Cycle-accurate simulation of energy consumption in embedded systems," in Proc. DAC, 1999, pp. 867-872.
20. K. Ogawa, M. Kohno, and F. Kitamura, "PASTEL: A parameterized memory characterization system," in Proc. DATE, Feb. 1998, pp. 15-20.
21. T. Sherwood, S. Sair, and B. Calder, "Phase tracking and prediction," in Proc. ISCA, Jun. 2003, pp. 336-347.
22. C. Isci and M. Martonosi, "Phase characterization for power: Evaluating control-flow-based and event-counter-based techniques," in Proc. HPCA, Feb. 2006, pp. 121-132.
23. X. Li, R. Gupta, S. V. Adve, and Y. Zhou, "Cross-component energy management: Joint adaptation of processor and memory," ACM Trans. Archit. Code Optim., vol. 4, no. 3, Sep. 2007.
24. Y. Joo, Y. Choi, H. Shim, H. G. Lee, K. Kim, and N. Chang, "Energy exploration and reduction of SDRAM memory systems," in Proc. DAC, 2002, pp. 892-897.
25. F. Bellosa, "The benefits of event: Driven energy accounting in powersensitive systems," in Proc. EW, 2000, pp. 37-42.
26. K. Singh, M. Bhadauria, and S. A. McKee, "Real time power estimation and thread scheduling via performance counters," SIGARCH Comput. Archit. News, vol. 37, no. 2, pp. 46-55, May 2009.
27. I. Kadayif, T. Chinoda, M. Kandemir, N. Vijaykirsnan, M. J. Irwin, and A. Sivasubramaniam, "vEC: Virtual energy counters," in Proc. PASTE, 2001, pp. 28-31.
28. R. Joseph and M. Martonosi, "Run-time power estimation in high performance microprocessors," in Proc. ISLPED, 2001, pp. 135-140.
29. C. Isci and M. Martonosi, "Runtime power monitoring in high-end processors: Methodology and empirical data," in Proc. MICRO, Dec. 2003, pp. 93-104.
30. W. L. Bircher, M. Valluri, J. Law, and L. K. John, "Runtime identification of microprocessor energy saving opportunities," in Proc. ISLPED, Aug. 2005, pp. 275-280.
31. S. Gurun and C. Krintz, "A run-time, feedback-based energy estimation model for embedded devices," in Proc. CODES+ISSS, Oct. 2006, pp. 28-33.
32. R. Bertran, M. Gonzalez, X. Martorell, N. Navarro, and E. Ayguade, "Decomposable and responsive power models for multicore processors using performance counters," in Proc. ICS, 2010, pp. 147-158.
33. X. Chen, C. Xu, R. P. Dick, and Z. M. Mao, "Performance and power modeling in a multi-programmed multi-core environment," in Proc. DAC, 2010, pp. 813-818.
34. W. Bircher and L. John, "Complete system power estimation: A trickledown approach based on performance events," in Proc. ISPASS, Apr. 2007, pp. 158-168.
35. Samsung K4X51163PC Mobile DDR Synchronous DRAM, Samsung Semiconductor, Seoul, Korea, 2006.
36. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Proc. WWC, 2001, pp. 10-22.
37. W. Qin. SimIt-ARM [Online]. Available: http://simit-arm.sourceforge.net
38. G. A. F. Seber, Multivariate Observations. New York: Wiley, 1984.