Understanding sources of inefficiency in general-purpose chips

Communications of the ACM

Volumn 54, Issue 10, 2011, Pages 85-93

  Hameed, Rehan ^a   Qadeer, Wajahat ^a   Wachs, Megan ^a   Azizi, Omid ^b   Solomatnikov, Alex ^b   Lee, Benjamin C ^c   Richardson, Stephen ^a   Kozyrakis, Christos ^a   Horowitz, Mark ^a  

^a STANFORD UNIVERSITY   (United States)

^b Hicamp Systems   (United States)

^c DUKE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BASIC OPERATION; ENERGY EFFICIENT; SINGLE INSTRUCTION , MULTIPLE DATUM; SPECIALIZED SYSTEMS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; OPTIMIZATION;

ENERGY EFFICIENCY;

EID: 80053531101     PISSN: 00010782     EISSN: 15577317     Source Type: Journal    
DOI: 10.1145/2001269.2001291     Document Type: Article

References (25)

1. Balfour, J., Dally, W., Black-Schaffer, D., Parikh, V., Park, J. An energyefficient processor architecture for embedded systems. Comput. Archit. Lett. 7,1 (2007), 29-32.
2. Chen, T.C. Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEETrans. Circuits Syst. Video Technol. 16, 6 (2006), 673-688.
3. Chen, Y.-K., Li, E.Q., Zhou, X., Ge, S. Implementation of H.264 encoder and decoder on personal computers. JVis. Commun. Image Represent. 17 (2006), 509-532. (Pubitemid 43326259)
4. Clark, N., Zhong, H., Mahlke, S. Automated custom instruction generation for domain-specific processor acceleration. IEEETrans. Comput. 54, 10 (2005), 1258-1270. (Pubitemid 41529421)
5. Cong, J., Fan, Y., Han, G., Zhang, Z. Application-specific instruction generation for configurable processor architectures. In 12th International Symposium on Field Programmable Gate Arrays (2004), 183-189.
6. Davis, W., Zhang, N., Camera, K., Chen, F., Markovic, D., Chan, N., Nikolic, B., Brodersen, R. A design environment for high throughput, low power, dedicated signal processing systems. In Custom Integrated Circuits Conference (CICC) (2001).
7. Dennard, R., Gaensslen, F., Yu, H., Rideout, V., Bassous, E., LeBlanc, A. Design of ion-implanted MOSFET's with very small physical dimensions. Proc. IEEE(reprinted from IEEEJSolid-State Circuits, 1974), 87, 4 (1999), 668-678.
8. Esmaeilzadeh, H., Blem, E., Amant, R.S., Sankaralingam, K., Burger, D. Dark silicon and the end of multicore scaling. In Proceedings of the 38th International Symposium on Computer Architecture (June 2011).
9. Horowitz, M. Scaling, power and the future of CMOS. In Proceedings of the 20th International Conference on VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems (2007), 23-23.
10. Intel Corporation. Motion Estimation with Intel Streaming SIMDExtensions 4 (Intel SSE4) (2008).
11. ITU-T. Joint Video Team Reference Software JM8.6 (2004)
12. Iverson, V., McVeigh, J., Reese, B. Real-time H.264/AVC Codec on Intel architectures. In IEEEInternational Conference on Image Processing ICIP'04 (2004).
13. Kathail, V. Creating power-efficient application engines for SOC design. SOC Central (2005).
14. MPEG, I., VCEG, I.-T. Fast integer pel and fractional pel motion estimation for JVT. JVT-F017 (2002).
15. Rowen, C., Leibson, S. Flexible architectures for engineering successful SOCs. In Proceedings of the 41st Annual Design Automation Conference (2004), 692-697.
16. Shacham, O., Azizi, O., Wachs, M., Qadeer, W., Asgar, Z., Kelley, K., Stevenson, J., Solomatnikov, A., Firoozshahian, A., Lee, B., Richardson, S., Horowitz, M. Why design must change: Rethinking digital design. IEEEMicro 30, 6 (Nov.-Dec. 2010), 9-24.
17. Shojania, H., Sudharsanan, S. A VLSI architecture for high performance CABAC encoding. In Visual Communications and Image Processing (2005).
18. Tensilica Inc. Implementing the advanced encryption standard on Xtensa processors. Application Notes (2009).
19. Tensilica Inc. Implementing the fast Fourier transform (FFT). Application Notes (2005).
20. Tensilica Inc. The what, why, and how of configurable processors (2008).
21. Tensilica Inc. Xtensa LX2 benchmarks (2005).
22. Tensilica Inc. Xtensa processor extensions for data encryption standard (DES). Application Notes (2008).
23. Williams, S., Oliker, L., Vuduc, R., Shalf, J., Yelick, K., Demmel, J. Optimization of sparse matrix-vector multiplication on emerging multicore platforms. In Proceedings of the 2007 ACM/IEEEConference on Supercomputing (2007).
24. Woh, M., Seo, S., Mahlke, S., Mudge, T., Chakrabarti, C., Flautner, K. AnySP: Anytime anywhere anyway signal processing. SIGARCHComp. Arch. News 37, 3 (2009), 128-139.
25. Yin, P., Tourapis, H.-Y.C., Tourapis, A.M., Boyce, J. Fast mode decision and motion estimation for JVT/H.264. In Proceedings of IEEEInternational Conference on Image Processing (2003).