AnySP: Anytime anywhere anyway signal processing

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2009, Pages 128-139

  Woh, Mark ^a   Seo, Sangwon ^a   Mahlke, Scott ^a   Mudge, Trevor ^a   Chakrabarti, Chaitali ^b   Flautner, Krisztian ^c  

^a UNIVERSITY OF MICHIGAN   (United States)

^b Arizona State University   (United States)

^c ARM LTD   (United Kingdom)

Author keywords

Algorithms; Design; Performance

Indexed keywords

4G WIRELESS; CELL PHONE; CO-DESIGN APPROACH; COMPLEXITY ALGORITHMS; CONFIGURABLE; CURRENT GENERATION; DAILY LIVES; DATA PATHS; DATA RATES; DESIGN PERFORMANCE; DOMAIN SPECIFIC; GENERAL PURPOSE PROCESSORS; HIGH THROUGHPUT; HIGH-DEFINITION VIDEOS; MOBILE SIGNALS; OPERATING MODES; POWER BUDGETS; POWER REQUIREMENT; PROGRAMMABLE ARCHITECTURES; SILICON AREA; SINGLE-INSTRUCTION MULTIPLE-DATA; SUBGRAPHS; THREE ORDERS OF MAGNITUDE; THROUGHPUT RATE; WIRELESS SIGNALS;

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTERS; DIGITAL DEVICES; DIGITAL SIGNAL PROCESSORS; ENERGY CONVERSION; GENERAL PURPOSE COMPUTERS; MOBILE COMPUTING; MOBILE DEVICES; SIGNAL PROCESSING; WIRELESS TELECOMMUNICATION SYSTEMS;

COMPUTATIONAL EFFICIENCY;

EID: 70450284748     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1555754.1555773     Document Type: Conference Paper

References (34)

1. J. H. Ahn, W.J. Dally, B. Khailany, U.J. Kapasi, and A. Das. Evaluating the imagine stream architecture. In Proc. of the 31st Intl. Symposium on Computer Architecture, pages 14-24, Jun. 2004.
2. ARM Ltd. The ARM Architecture Version 6 (ARMv6), 2002. White Paper.
3. R. Baines and D. Pulley. The picoArray and reconfigurable baseband processing for wireless basestations. In Software Defined Radio, February 2004.
4. N. Clark, J. Blome, M. Chu, S. Mahlke, S. Biles, and K. Flautner. An architecture framework for transparent instruction set customization in embedded processors. In ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture, pages 272-283.
5. H. Corporaal and H. (J.M.) Mulder. Move: A framework for high-performance processor design. In Supercomputing '91: Proceedings of the 1991 ACM/IEEE conference on Supercomputing, pages 692-701, New York, NY, USA, 1991.
6. W.J. Dally et al. Efficient embedded computing. Computer, 41(7):27-32, July 2008.
7. K. Fan et al. Systematic register bypass customization for application-specific processors. Proceedings. IEEE International Conference on Application-Specific Systems, Architectures, and Processors, 2003, pages 64-74, June 2003.
8. J. Glossner, E. Hokenek, and M. Moudgill. The sandbridge sandblaster communications processor. In 3rd Workshop on Application Specific Processors, pages 53-58, Sept. 2004.
9. N. Goel, A. Kumar, and P. R. Panda. Power reduction in VLIW processor with compiler driven bypass network. In VLSID '07: Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference, pages 233-238, 2007.
10. R. Golshan and B. Haroun. A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems. volume 4, pages 351-354 vol. 4, May-2 Jun 1994.
11. X. Guan and Y. Fei. Reducing power consumption of embedded processors through register file partitioning and compiler support. International Conference on Application-Specific Systems, Architectures and Processors, pages 269-274, July 2008.
12. Nanoscale Integration and Modeling Group. Predictive Technology Model. http://www.eas.asu.edu/ptm/.
13. S. Knowles. The SoC Future is Soft. IEE Cambridge Branch Seminar 2005, Dec. 2005. http://www.iee-cambridge.org.uk/arc/seminar05/slides/ SimonKnowles.pdf.
14. C. Kozyrakis and C. Patterson. Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks. In Proc. of the 35th Intl. Symposium on Microarchitecture, pages 283-293, Nov. 2002.
15. R. Krashinsky et al. The vector-thread architecture. In Proceedings of the 31st Annual International Symposium on Computer Architecture, 2004., pages 52-63, June 2004.
16. T. A. Lin, T. M. Liu, and C. Y. Lee. A low-power H.264/AVC decoder. International Symposium on VLSI Design, Automation and Test, 2005., pages 283-286, April 2005.
17. Y. Lin et al. SODA: A low-power architecture for software radio. In Proc. of the 33rd Annual International Symposium on Computer Architecture, pages 89-101, 2006.
18. Y. Lin, S. Mahlke, T. Mudge, C. Chakrabarti, A. Reid, and K. Flautner. Design and implementation of Turbo decoders for software defined radio. IEEE Workshop on Signal Processing Systems Design and Implementation, 2006. SIPS '06., pages 22-27, Oct. 2006.
19. A. Lodi et al. Xisystem: A XiRisc-based SoC with reconfigurable IO module. IEEE Journal of Solid-State Circuits, 41(1):85-96, Jan. 2006.
20. B.F. Mei et al. ADRES: An architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix. 13th International Conference on Field-Programmable Logic and Applications, 2003. FPL 2003, pages 61-70, Sept. 2003.
21. S. Park et al. Register file power reduction using bypass sensitive compiler. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(6):1155-1159, June 2008.
22. S. Park, A. Shrivastava, N. Dutt, A. Nicolau, Y. Paek, and E. Earlie. Bypass aware instruction scheduling for register file power reduction. In LCTES '06: Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems, pages 173-181, New York, NY, USA, 2006.
23. A. Peleg, S. Wilkie, and U. Weiser. Intel MMX for multimedia PCs. Commun. ACM, 40(1):24-38, 1997.
24. D. Pham et al. The design and implementation of a first generation CELL processor. In IEEE Intl. Solid State Circuits Symposium, February 2005.
25. P. Raghavan et al. A customized cross-bar for data-shuffling in domain-specific simd processors. In ARCS, volume 4415 of Lecture Notes in Computer Science, pages 57-68. Springer, 2007.
26. U. Ramacher. Software-defined radio prospects for multistandard mobile phones. Computer, 40(10):62-69, Oct. 2007.
27. S.K. Raman, V. Pentkovski, and J. Keshava. Implementing streaming simd extensions on the. pentium III processor. Micro, IEEE, 20(4):47-57, Jul/Aug 2000.
28. International Telecommunications Union M.1645 Recommendation. Framework and overall objectives of the future development of IMT-2000 and systems beyond IMT-2000". http://www.ieee802.org/secmail/pdf00204.pdf.
29. L. Seiler et al. Larrabee: A many-core x86 architecture for visual computing. In SIGGRAPH '08: ACM SIGGRAPH 2008 papers, pages 1-15, New York, NY, USA.
30. S. Seo, T. Mudge, Y. Zhu, and C. Chakrabarti. Design and analysis of LDPC decoders for software defined radio. IEEE Workshop on Signal Processing Systems, 2007, pages 210-215, Oct. 2007.
31. H. Taoka, K. Higuchi, and M. Sawahashi. Field experiments on real-time 1-Gbps high-speed packet transmission in MIMO-OFDM broadband packet radio access. IEEE 63rd Vehicular Technology Conference, 2006. VTC 2006-Spring., 4:1812-1816, May 2006.
32. K. van Berkel, F. Heinle, P. P. E. Meuwissen, K. Moerman, and M. Weiss. Vector processing as an enabler for software-defined radio in handheld devices. EURASIP J. Appl. Signal Process., 2005(1):2613-2625, 2005.
33. M. Woh et al. The next generation challenge for software defined radio. In Proc. 7th Intl. Conference on Systems, Architectures, Modelling, and Simulation, pages 343-354, Jul. 2007.
34. M. Woh et al. From SODA to Scotch: The evolution of a wireless baseband processor. Proceedings. 41th Annual IEEE/ACM International Symposium on Microarchitecture, 2008. MICRO-41., pages 152-163, Nov. 2008.