Implementation of H.264 encoder and decoder on personal computers

Journal of Visual Communication and Image Representation

Volumn 17, Issue 2, 2006, Pages 509-532

  Chen, Yen Kuang ^a   Li, Eric Q ^a   Zhou, Xiaosong ^a   Ge, Steven ^a  

^a INTEL CORPORATION   (United States)

Author keywords

H.264; Hyper Threading Technology; MMX SSE Technologies; Multi threading; Multimedia; SIMD; Video codec

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; IMAGE QUALITY; OPTIMIZATION; PERSONAL COMPUTERS; STANDARDS;

H.264; HYPER-THREADING TECHNOLOGY; MMX/SSE TECHNOLOGIES; MULTI-THREADING; MULTIMEDIA; SIMD; VIDEO CODEC;

IMAGE CODING;

EID: 33644662621     PISSN: 10473203     EISSN: 10959076     Source Type: Journal    
DOI: 10.1016/j.jvcir.2005.05.004     Document Type: Article

References (26)

1. D.M. Barbosa, J.P. Kitajima, and W. Meira Jr. Real-time MPEG encoding in shared-memory multiprocessors Int. Conf. Parallel Comput. Syst. 1999
2. F. Casalino, G.D. Cagno, and R. Luca MPEG-4 video decoder optimization Int. Conf. Multimedia Comput. Syst. 1 1999 363 368
3. Y.-K. Chen, M. Holliman, E. Debes, S. Zheltov, A. Knyazev, S. Bratanov, R. Belenov, and I. Santos Media applications on Hyper-Threading Technology Intel.Technol. J. February 2002 47 57
4. S. Ge, X. Tian, and Y.-K. Chen Efficient multi-threading implementation of H.264 encoder on Intel Hyper-Threading Architectures IEEE Pacific-Rim Conf. Multimedia December 2003 469 473
5. W.W. Gibbs A split at the core Sci. Am. 2004 96 101
6. M. Holliman, E.Q. Li, Y.-K. Chen, MPEG decoding workload characterization, in: Workshop on Computer Architecture Evaluation using Commercial Workloads, 2003, pp. 23-34.
7. International Standard Organization, Information Technology-Coding of Audio-Visual Objects, Part10-Advanced Video Coding, ISO/IEC 14496-14510.
8. International Standard Organization, Information Technology-Coding of Audio-Visual Objects, Part2-Visual, ISO/IEC 14496-14502.
9. Intel Corp., Intel® Pentium® 4 Optimization Reference Manual, Order number: 248966.
10. Intel Corp., Intel® IA-32 Intel Architecture Software Developer's Manual Volume 2: Instruction Set Reference, Order number: 245471.
11. Intel Corp., Motion Estimation Algorithms Using Streaming SIMD Extensions 3, December 2003. Available from: 〈 http://www.intel.com/cd/ids/developer/ asmo-na/eng/newsletter/66775.htm〉.
12. Intel Corporation, Next Generation Intel® Processor: Software Developers Guide, Order number: 252490, January 2004.
13. V. Iverson, J. McVeigh, and B. Reese Real-time H.264/AVC codec on Intel architectures Int. Conf. Image Process. 2004 1541 1544
14. E.Q. Li, and Y.-K. Chen Implementation of H.264 encoder on general-purpose processors with Hyper-Threading Technology SPIE Conf. Visual Commun. Image Process. 5308 January 2004 384 395
15. X. Li, E.Q. Li, and Y.K. Chen Fast multi-frame motion estimation algorithm with adaptive search strategies in H.264 Int. Conf. Acoustics Speech Signal Process. III 2004 369 372
16. H. Malvar, A. Hallapuro, M. Karczewicz, and L. Kerofsky Low-complexity transform and quantization with 16-bit arithmetic for H.26L Int. Conf. Image Process. 2 October 2002 489 492
17. V. Lappalainen Performance analysis of Intel MMX technology for an H.263 Video Encoder Proc. ACM Multimedia 1998 309 314
18. V. Lappalainen, A. Hallapuro, and T.D. Hämäläinen Complexity of optimized H.26L video decoder implementation IEEE Trans. Circuits Syst. Video Technol. 13 7 2003 717 725
19. V. Lappalainen, A. Hallapuro, and T.D. Hämäläinen Performance of H.26L video encoder on general-purpose processor J. VLSI Signal Proc. Syst. Signal Image Video Technol. 34 3 2003 239 249
20. D. Marr, F. Binns, D.L. Hill, G. Hinton, D.A. Koufaty, J.A. Miller, and M. Upton Hyper-Threading Technology microarchitecture and performance Intel Technol. J. Q1 2002 4 15
21. B. Meng, and O.C. Au Fast intra-prediction mode selection for 4 × 4 blocks in H.264 Int. Conf. Acoustics Speech Signal Process. 3 2003 389 392
22. K. Shen, L. Rowe, and E. Delp A parallel implementation of an MPEG-1 encoder: faster than real-time SPIE Conf. Digital Video Compression: Algorithms Techn. 1995
23. H.H. Taylor An MPEG encoder implementation on the Princeton engine video supercomputer Data Compression Conf. 1993 420 429
24. E.B. van der Tol, E.G.T. Jaspers, and R.H. Gelderblom Mapping of H.264 decoding on a multiprocessor architecture SPIE Conf. Image Video Commun. Process. 5022 January 2003 707 718
25. X. Zhou, E.Q. Li, and Y.-K. Chen Implementation of H.264 decoder on general-purpose processors with media instructions SPIE Conf. Image Video Commun. Process. 5022 2003 224 235
26. S. Zhu, and K-.K. Ma A new diamond search algorithm for fast block matching IEEE Trans. Circuits Systems Video Technol. 9 2 2000 287 290