HMTT: A platform independent full-system memory trace monitoring system

SIGMETRICS'08: Proceedings of the 2008 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems

Volumn 36, Issue 1 SPECIAL ISSUE, 2008, Pages 229-240

  Bao, Yungang ^a,b   Chen, Mingyu ^a   Ruan, Yuan ^b   Liu, Li ^b   Fan, Jianping ^a   Yuan, Qingbo ^b   Song, Bo ^b   Xu, Jianwei ^b  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b UNIVERSITY OF CHINESE ACADEMY OF SCIENCES   (China)

Author keywords

DIMM; HMTT; Memory trace; Real system

Indexed keywords

APPLICATIONS; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER OPERATING SYSTEMS; COMPUTER SYSTEMS; CONTOUR FOLLOWERS; DIGITAL LIBRARIES; ETHERNET; LOCAL AREA NETWORKS; MACHINE DESIGN; MONITORING; PROCESS ENGINEERING; REAL TIME SYSTEMS; SHELTERS (FROM ATTACK); TELECOMMUNICATION SYSTEMS; TRACE ANALYSIS;

ADDRESS SPACES; APPLICATION PERFORMANCES; ARCHITECTURE RESEARCHES; BAND-WIDTH UTILIZATIONS; BINARY INSTRUMENTATIONS; CASE STUDIES; DESKTOP APPLICATIONS; DIMM; GIGA BIT ETHERNETS; HMTT; KERNEL MODULES; KEY TECHNIQUES; L2 CACHES; MEMORY ACCESSES; MEMORY CONTROLLERS; MEMORY PERFORMANCES; MEMORY SPEEDS; MEMORY TRACE; MONITORING SYSTEMS; PAGE TABLES; PLATFORM INDEPENDENTS; REAL SYSTEM; REAL SYSTEMS; STATE MACHINES; STRAIGHTFORWARD METHODS; STREAM MEMORIES; SYNCHRONIZATION MECHANISMS; SYSTEM DESIGNS; SYSTEM MEMORIES; SYSTEM SOFTWARES; TRACE DATUMS; VIRTUAL MEMORIES; VIRTUAL MEMORY MANAGEMENTS;

CACHE MEMORY;

EID: 57349089224     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1375457.1375484     Document Type: Conference Paper

References (53)

1. DyninstAPI. http://www.dyninst.org/.
2. Intel Corp. Intel Itanium2 Processor-Reference Manual, 2004.
3. JEDEC SOLID STATE TECHNOLOGY ASSOCIATION. Double Data Rate (DDR) SDRAM Specification. Jan 2004.
4. Linux Trace Toolkit Next Generation. http://ltt.polymtl.ca/.
5. M5. http://m5.eecs.umich.edu/.
6. O-Profile. http://oprofile.sourceforge.net/.
7. PIN. http://rogue.colorado.edu/pin/.
8. RAMP. http://ramp.eecs.berkeley.edu/.
9. SimpleScalar 3.0. http://www.simplescalar.com/.
10. Valgrind. http://valgrind.org/.
11. J. L. Baer and T. F. Chen. Effective hardware-based data prefetching for high-performance processors. IEEE Transactions on Computers, 44(5):609-623, 1995.
12. Paul Barham, Boris Dragovic, Keir Fraser, Steven Hand, Tim Harris, Alex Ho, Rolf Neugebauer, Ian Pratt, Andrew Warfield. Xen and the Art of Virtualization. SOSP, 2003.
13. L. A. Barroso, K. Gharachorloo, E. Bugnion. Memory System Characterization of Commercial Workloads. ISCA, June 1998.
14. L. A. Barroso, S. Iman, J. Jeong, K. Oner, K. Ramamurthy and M. Dubois. RPM: A Rapid Prototyping Engine for Multiprocessor Systems. IEEE Computer, February 1995.
15. L. A. Barroso. Design and Evaluation of Architectures for Commercial Applications. Technique Reprot, 1999.
16. Fabrice Bellard. QEMU, a Fast and Portable Dynamic Translator. Usenix Annual Technical Conference, April 2005.
17. Sanjay Bhansali, Wen-Ke Chen, Stuart de Jong, Andrew Edwards, Ron Murray, M. Drinic, Darek Mihocka, Joe Chau. Framework for Instruction-level Tracing and Analysis of Program Executions. Proceedings of the 2nd International conference on Virtual execution environments (VEE), 2006.
18. Prashanth P. Bungale and Chi-Keung Luk. PinOS: A Programmable Framework for Whole-System Dynamic Instrumentation, the 3rd international conference on Virtual execution environments (VEE), June 2007.
19. Nirut Chalainanont, Eriko Nurvitadhi, Roger Morrison, Lixin Su, Kingsum Chow, Shih-Lien Lu, and Konrad Lai. Realtime L3 Cache Simulations Using the Programmable Hardware-Assisted Cache Emulator (PHAS$E). IEEE 6th Annual Workshop on Workload Characterization, 2003.
20. K. Chakraborty, P. M. Wells, G. S. Sohi. Computation Spreading: Employing Hardware Migration to Specialize CMP Cores On-the-fly. ASPLOS, 2006.
21. Xiaoning Ding, Song Jiang, Feng Chen, Kei Davis, and Xiaodong Zhang. DiskSeen: exploiting disk layout and access history to enhance I/O prefetch. Proceedings of the 2007 USENIXAnnual Technical Conference, 2007.
22. J. K. Flanagan, B. E. Nelson, J. K Archibald, K. S. Grimsrud. BACH: BYU Address Collection Hardware, The Collection of Complete Traces. Computer Performance Evaluation '92: Modeling Techniques and Tools, August 1993.
23. K. Grimsrud, J. Archibald, M. Ripley, K. Flanagan, and B. Nelson. BACH: A Hardware Monitor for Tracing Microprocessor-based Systems. Microprocessors and Microsystems, v. 17, n.8, October 1993, pp. 443-458.
24. J.P. Grossman. A Systolic Array for Implementing LRU Replacement. Technical Memo, MIT, 2002.
25. Jumnit Hong, Eriko Nurvitadhi, Shih-Lien L. Lu. Design, implementation, and verification of active cache emulator (ACE). International Symposium on Field Programmable Gate Arrays (FPGA), 2006.
26. Ibrahim Hur, Calvin Lin. Memory Prefetching Using Adaptive Stream Detection. Micro, 2006.
27. J. Iyer, C. L. Hall, J. Shi, Y. Huang. System memory power and thermal management in platforms built on Intel® Centrino® Duo mobile technology. Intel Technology Journal.
28. Song Jiang, Xiaoning Ding, Feng Chen, Enhua Tan, and Xiaodong Zhang. DULO: an effective buffer cache management scheme to exploit both temporal and spatial localities. FAST, 2005.
29. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. ISCA, 1990.
30. T. Li, Lizy K. John, A. Sivasubramaniam, N. Vijaykrishnan, J. Rubio. Understanding and improving operating system effects in control flow prediction. ASPLOS, 2002.
31. Jiang Lin, Hongzhong Zheng, Zhichu Zhu, Howard David and Zhao Zhang. Thermal Modeling and Management of DRAM Memory Systems. ISC A, June, 2007.
32. Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: bridging the gap between simulation and real systems. HPCA, 2008.
33. ShihLien L. Lu, Peter Yiannacouras,Taeweon Suh, Rolf Kassa, Michael Konow. An FPGA-based Pentium® in a complete desktop system. FPGA, 2007.
34. Peter S. Magnusson, Magnus Christensson, Jesper Eskilson, Daniel Forsgren, Gustav Hållberg, Johan Högberg, Fredrik Larsson, Andreas Moestedt, Bengt Werner. Simics: A Full System Simulation Platform. IEEE Computer, Feb 2002.
35. Tushar Mohan, Bronis R. de Supinski, Sally A. McKee, Frank Mueller, Andy Yoo, Martin Schulz. Identifying and Exploiting Spatial Regularity in Data Memory References. Supercomputing Conference, November 2003.
36. Ashwini K. Nanda, Kwok-Ken Mak, Krishnan Sugavanam, R. K. Sahoo, V. Soundararajan, T. Basil Smith. MemorlES: A Programmable, Real-Time Hardware Emulation Tool for Multiprocessor Server Design. ASPLOS, 2000.
37. Gil Neiger, Amy Santoni, Felix Leung, Dion Rodgers, Rich Uhlig. Intel Virtualization Technology: Hardware Support for Efficient Processor Virtualization. Intel Technology Journal, vol. 10, August 2006.
38. S. Palacharla and R. E. Kessler. Evaluating stream buffers as a secondary cache replacement. ISCA, 1994.
39. K. Rajamani. Memsim users' guide. IBM research report. Technical Report RC23431, October 2004.
40. J. A. Redstone, S. J. Eggers and H. M. Levy. An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture. ASPLOS, November 2000
41. M. Rosenblum, S. A. Herrod, E. Witchel, A. Gupta. Complete Computer System Simulation: the SimOS Approach. IEEE Parallel and Distributed Technology: Systems and Applications, 1995.
42. Mendel Rosenblum, Edouard Bugnion, Stephen Alan Herrod, Emmet Witchel, Anoop Gupta. The Impact of Architectural Trends on Operating System Performance. SOSP, 1995.
43. Xipeng Shen, Yutao Zhong, and Chen Ding. Locality Phase Prediction. ASPLOS, 2004.
44. Timothy Sherwood, Suleyman Sair, Brad Calder. Phase Tracking and Prediction. ISCA, June 2003.
45. A. Smith. Sequential program prefetching in memory hierarchies. IEEE Transactions on Computers, 1978.
46. Amitabh Srivastava, Alan Eustace. ATOM: a system for building customized program analysis tools. PLDI, 1994.
47. David Wang, Brinda Ganesh, Nuengwong Tuaycharoen, Katie Baynes, Aamer Jaleel, and Bruce Jacob. DRAMsim: A Memory System Simulator. SIGARCH Computer Architecture News, vol. 33, no. 4, September 2005.
48. Z. Wang, D. Burger, K. S. McKinley, S. K. Reinhardt, and C. C. Weems. Guided Region Prefetching: A Cooperative Hardware/Software Approach. ISCA, 2003.
49. M. Watson and J. Flanagan. Simulating L3 Caches in Real Time Using Hardware Accelerated Cache Simulation (HACS): a Case Study with SPECint 2000. Symposium on Computer Architecture and High Performance Computing, 2002.
50. Win. A. Wulf, Sally A. McKee. Hitting the Memory Wall: Implications of the Obvious. Computer Architecture News, 23(l):20-24, March 1995.
51. Hyung-Min Youn, Gi-Ho Park, Kil-Whan Lee, Tack-Don Han, Shin-Dug Kim, and Sung-Bong Yang. Reconfigurable Address Collector and Flying Cache Simulator. High Performance Computing Asia, April 1997.
52. R. A.Uhilg, T. N. Mudge. Trace-driven memory simulation: A survey. ACM Computing Surveys, Jun., 1997.
53. Lixin Zhang, Zhen Fang, Mide Parker, Binu K. Mathew, Lambert Schaelicke, John B. Carter, Wilson C. Hsieh, Sally A. McKee. The Impulse Memory Controller. IEEE Transactions on Computers, pp. 1117 - 1132, 2001.