SoftHV: A HW/SW co-designed processor with horizontal and vertical fusion

Proceedings of the 8th ACM International Conference on Computing Frontiers, CF'11

Volumn , Issue , 2011, Pages

  Deb, Abhishek ^a   Codina, Josep Maria ^b   González, Antonio ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b INTEL CORPORATION   (United States)

Author keywords

co designed virtual machine; micro op fusion

Indexed keywords

ARITHMETIC OPERATIONS; CODE SEQUENCES; KEY FEATURE; LOW-COMPLEXITY; MICRO-OP FUSION; OUT-OF-ORDER PROCESSORS; PARALLEL LOADS; PERFORMANCE IMPROVEMENTS; SINGLE CYCLE; VIRTUAL MACHINES;

COMPUTER SIMULATION;

EID: 80052554252     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2016604.2016606     Document Type: Conference Paper

References (24)

1. E. Altman et al. BOA: The Architecture of a Binary Translation Processor. Technical report, IBM, 1999.
2. N. Clark et al. Application-Specic Processing on a General-Purpose Core via Transparent Instruction set customization. In IEEE Intl. Symp. on Microarchitecture, 2004.
3. R. Colwell et al. A 0.6μm BiCMOS Processor with Dynamic Execution. In IEEE Intl. Solid-State Circuits Conf., 1995.
4. T. Conte et al. Using branch handling hardware to support profile-driven optimization. In IEEE Intl. Symp. on Microarchitecture, 1994.
5. K. Cooper et al. An experimental evaluation of list scheduling. Technical report, Dept. of Computer Science, Rice University, 1998.
6. J. Dehnert et al. The Transmeta Code Morphing Software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In IEEE Intl. Symp. on Code Generation and Optimization, 2003.
7. K. Diefendor et al. Altivec extension to powerpc accelerates media processing. IEEE Micro, 2000.
8. K. Ebcioglu et al. DAISY: Dynamic compilation for 100% architectural compatibility. In IEEE Intl. Symp. on Computer Architecture, 1997.
9. G. Hinton et al. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, 2001.
10. S. Hu et al. An approach for implementing efficient superscalar CISC processors. In IEEE Intl. Symp. on High-Performance Computer Architecture, 2006.
11. S. Hu et al. Reducing startup time in co-designed virtual machines. In IEEE Intl. Symp. on Computer Architecture, 2006.
12. A. K8. Software Optimization Guide for AMD64 Processors. 2005.
13. E. J. Kelly. Memory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressed, 1998.
14. A. Klaiber. The technology behind Crusoe Processors. Transmeta Technical Brief, 2000.
15. S. Palacharla et al. Complexity-effective superscalar processors. In IEEE Intl. Symp. on Computer Architecture, 1997.
16. S. Patel et al. rePLay: A Hardware Framework for Dynamic Optimization. IEEE Transactions on Computers, 2001.
17. J. Phillips et al. High performance 3-1 interlock collapsing alus. IEEE Transactions on Computers, 1994.
18. M. Poletto et al. Linear scan register allocation. ACM Trans. Program. Lang. Syst., 1999.
19. R. Rosner et al. Power awareness through selective dynamically optimized traces. In IEEE Intl. Symp. on Computer Architecture, 2004.
20. J. Smith et al. Virtual Machines: A Versatile Platform for Systems and Processes. Elsevier Inc., 2005.
21. M. J. Wing et al. Gated store buffer for an advanced microprocessor, 2000.
22. Z. Ye et al. CHIMAERA: A High-Performance architecture with a tightly-coupled reconfigurable functional unit. In IEEE Intl. Symp. on Computer Architecture, 2000.
23. S. Yehia et al. From sequences of dependent instructions to functions: An approach for improving performance without ILP or speculation. In IEEE Intl. Symp. on Computer Architecture, 2004.
24. M. Yourst. PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator. In IEEE Intl. Symp. on Performance Analysis of Systems and Software, 2007.