A power scalable SAR-ADC in 0.18μm-CMOS with 0.5V nano-watt operation

Proceedings of 2011 1st International Symposium on Access Spaces, ISAS 2011

Volumn , Issue , 2011, Pages 89-94

  Sekimoto, Ryota ^a   Shikata, Akira ^a   Ishikuro, Hiroki ^a  

^a KEIO UNIVERSITY   (Japan)

Author keywords

bootstrap switch; low power; low voltage; medical implantable; sensor network; successive approximation register(SAR) ADC; top plate sampling

Indexed keywords

BOOTSTRAP SWITCH; LOW POWER; LOW-VOLTAGE; MEDICAL IMPLANTABLE; SUCCESSIVE APPROXIMATION REGISTER;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; DIGITAL DEVICES; IMPLANTS (SURGICAL); SENSORS;

WIRELESS SENSOR NETWORKS;

EID: 80051811500     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISAS.2011.5960926     Document Type: Conference Paper

References (12)

1. Naveen Verma et al, "A Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes", IEEE Journal of Solid- State Circuits, VOL. 42, NO. 6, pp.1196-1205, JUNE 2007
2. Sung-Min Chin et al, "A New Rail-to-Rail Comparator with Adaptive Power Control For Low Power SAR ADCs in Biomedical Application", IEEE International Symposium on Circuits and Systems, pp.1575-1578, June 2010
3. Tanakamaru, S. et al, "A 60pJ, 3-Clock Rising Time, VTH Loss Compensated Word-Line Booster Circuit for 0.5V Power Supply Embedded/Discrete DRAMs", IEEE International Memory Workshop, pp.1-2, May 2009
4. N. Verma and A. Chandrakasan, "A 25μW 100kS/s 12b ADC for Wireless Micro-Sensor Applications," ISSCC Dig. Tech. Papers, pp.222-223, February 2006
5. Brian P. Ginsburg et al, "An Energy-Efficient Charge Recycling Approach for a SAR Converter with Capacitive DAC" in Proc. IEEE Int. Symp. Circuits and Systems, VOL. 1, pp.184-187, 2005
6. Michiel van Elzakker et al, "A 10-bit Charge-Redistribution ADC Consuming 1.9 μW at 1 MS/s" IEEE Journal of Solid-State Circuits, VOL. 45, NO. 5, pp.1007-1015 MAY 2010
7. Wen-Yi Pang et al, "A 10-bit 500-KS/s Low Power SAR ADC with Splitting Comparator for Bio-Medical Applications" IEEE Asian Solid-State Circuits Conference, Dig. Tech. Papers, pp.149-152, November 2009
8. Brian P. Ginsburg et al, "Highly Interleaved 5-bit, 250-MSample/s, 1.2-mW ADC With Redundant Channels in 65-nm CMOS", IEEE IEEE Journal of Solid-State Circuits, VOL. 43, NO. 12, pp.2641-2650, December 2008
9. Fayomi, C.J.B. et al, "Low-voltage CMOS Analog Bootstrapped Switch for Sample-and-Hold Circuit: Design and Chip Characterization", IEEE Int. Symp. Circuits and Systems, pp.2200-2203, May 2005
10. Hui Zhang et al, "Design of an Ultra-Low Power SAR ADC for Biomedical Applications", IEEE International Conference on Solid-State and Integrated Circuit Technology, pp.460-462, November 2010
11. Rui Liu et al, "Two-Dimensional Common-Centroid Stack Generation Algorithms for Analog VLSI", Proceedings. 5th International Conference on ASIC, pp.128-131 October 2003
12. Shuo-Wei Michael Chen et al, "A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13 μm CMOS" IEEE IEEE Journal of Solid-State Circuits, VOL. 41, NO. 12, pp.2669-2680, DECEMBER 2006