A new rail-to-rail comparator with adaptive power control for low power SAR ADCs in biomedical application

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Volumn , Issue , 2010, Pages 1575-1578

  Chin, Sung Min ^a   Hsieh, Chih Cheng ^a   Chiu, Chin Fong ^b   Tsai, Hann Huei ^b  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b NATIONAL APPLIED RESEARCH LABORATORIES   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE POWER CONTROL; BIAS VARIATION; BIOMEDICAL APPLICATIONS; CMOS TECHNOLOGY; CURRENT MIRRORS; DYNAMIC COMPARATORS; FIGURE OF MERIT; HIGH SPEED; LOW NOISE; LOW POWER; LOW-POWER CONSUMPTION; POWER CONSUMPTION; POWER DISSIPATION; RAIL-TO-RAIL; RAIL-TO-RAIL COMPARATOR; SAR ADC;

CMOS INTEGRATED CIRCUITS; FABRICS; POWER CONTROL;

COMPARATORS (OPTICAL);

EID: 77955988433     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537421     Document Type: Conference Paper

References (12)

1. X. Zou, X. Xu, J. Tan, L. Yao, Y. Lian, "A 1-V 1.1-μW sensor interface IC for wearable biomedical devices," IEEE International Symposium on Circuits and Systems 2008 (ISCAS), pp. 2725-2728, 18-21 May 2008.
2. N. Verma and A. P. Chandrakasan, "An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes," Solid-State Circuits, IEEE Journal of , vol. 42, no. 6, pp. 1196-1205, June 2007.
3. A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," Solid-State Circuits, IEEE Journal of , vol. 34, no. 5, pp. 599-606, May 1999.
4. T. Yoshida, M. Akagi, M. Sasaki,and A. Iwata, "A 1V supply successive approximation ADC with rail-to-rail input voltage range," IEEE International Symposium on Circuits and Systems 2008 (ISCAS), pp. 192-195 Vol. 1, 23-26 May 2005.
5. M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, and B. Nauta, "A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pp.244-610, 3-7 Feb. 2008.
6. You-Kuang Chang, Chao-Shiun Wang, and Chorng-Kuang Wang, "A 8-bit 500-KS/s low power SAR ADC for bio-medical applications," IEEE Asian Solid-State Circuits Conference 2007 (ASSCC), pp. 228-231, 12-14 Nov. 2007.
7. J. Craninckx, and G. Van der Plas , "A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS," IEEE ISSCC Dig. Tech. Pap., pp. 246-600, 11-15 Feb. 2007.
8. V. Peluso, P. Vancorenland, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range," Solid-State Circuits, IEEE Journal of , vol. 33, no. 12, pp. 1887-1897, Dec 1998.
9. P. M. Figueiredo, J. C. Vital, "Kickback noise reduction techniques for CMOS latched comparators," Circuits and Systems II: Express Briefs, IEEE Transactions on , vol. 53, no. 7, pp. 541-545, July 2006.
10. Hao-Chiao Hong and Guo-Ming Lee, "A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC," Solid-State Circuits, IEEE Journal of, vol. 42, no. 10, pp. 2161-2168, Oct. 2007.
11. A. Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, "A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC wit htime-domain comparator," IEEE ISSCC Dig. Tech. Pap., pp. 246-247, Feb. 2008.
12. Rossi, A.; Fucili, G., "Nonredundant successive approximation register for A/D converters ," Electronics Letters , vol.32, no.12, pp.1055-1057, 6 Jun 1996. (Pubitemid 126511215)