Two-dimensional common-centroid stack generation algorithms for analog VLSI

IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings

Volumn 1, Issue , 2003, Pages 128-131

  Lin, Rui ^a,b   Dong, Sheqin ^b   Hong, Xianlong ^b   Long, Di ^c   Gu, Jun ^c  

^a INSTITUTE OF SOFTWARE   (China)

^b TSINGHUA UNIVERSITY   (China)

^c UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG VLSI; COMMON CENTROID; EULERIAN; EULERIAN GRAPHS; GENERATION ALGORITHM;

VLSI CIRCUITS;

EID: 11244330397     PISSN: 1523553X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASIC.2003.1277506     Document Type: Conference Paper

References (10)

1. J. M. Colin, D. J. Garrod, R. A. Rutenbar and L R Carley, "KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing", IEEE Journal of Solid State Circuits, vol. 26, n. 3, pp. 330-342, March 1991.
2. U. Gatti, F. Maloberti, and V. Liberal.. "Full stacked layout of analogue cells," in Proc. IEEE Int. Symp. On Circuits andSystems, May 1989, pp. 1123-1126
3. E. Malavasi and D. Pandini, "Optimum CMOS stack generation with analog constraints," IEEE Trans. Computer-AidedDesign, vol. 14. pp. 107-122. Jan. 1995.
4. Arsintcscu, G.B. S.A. Spanoche, "Global Generation of MOS Transistor Stacks", IEEE EnroDAC. sep. 1996
5. A. Basaran and R. A. Rutenbar, "An 0(n) algorithm for transistor stacking with performance constraints", in Proc. Of IEEE/ACM DAC, pp. 221-226. June 1996.
6. J. Bastos, M, Steyaert. B. Graindourze, W. Saissen, "Matching of MOS Transistors with Different Layout ' Styles," Proc. IEEE Int. Conference on Microelectronic Test Structures, pp. 17-18, March 1996.
7. J. Bastos, M. Steyaert. B. Graindourze. W, Sauscn. "Influence of Die Bonding on MOS Transistor Matching," Proc. IEEE Int. Conference on Microelectronic Test Structures, pp. 17-31. March 1996.
8. H. Murata, K. Fujiyoshi, S. Nakatake. and Y.Kajitani, "VLSI module placement based on rectangle-packing by the sequence pair." IEEE Trans. Computer-Aided Design, vol. 15. pp. 1518-1524. Dec. 1996
9. Alan Hastings, The Art of Analog layout. Prentice-Hall, Inc., 2001.
10. M. Ismail and T. S. Fiez, Eds.. Analog VLSI: Signal and Information Processing, New York. McGraw-Hill, 1994.