Noxim: An open, extensible and cycle-accurate network on chip simulator

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn 2015-September, Issue , 2015, Pages 162-163

  Catania, Vincenzo ^a   Mineo, Andrea ^a   Monteleone, Salvatore ^a   Palesi, Maurizio ^b   Patti, Davide ^a  

^a UNIVERSITY OF CATANIA   (Italy)

^b KORE UNIVERSITY OF ENNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; NETWORK ARCHITECTURE; VLSI CIRCUITS; WIRELESS INTERCONNECTS;

CYCLE ACCURATE; LONG-RANGE COMMUNICATIONS; MULTIHOP; NETWORK NODE; NOC ARCHITECTURES; ON CHIP COMMUNICATION; SINGLE HOP; WIRELESS INTERFACES;

NETWORK-ON-CHIP;

EID: 84955576682     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2015.7245728     Document Type: Conference Paper

References (10)

1. D. Zhao and Y. Wang, "SD-MAC: Design and synthesis of a hardwareefficient collision-free QoS-aware MAC protocol for wireless networkon-chip," IEEE Transactions on Computers, vol. 57, no. 9, pp. 1230-1245, 2008.
2. S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo, "Wireless NoC as interconnection backbone for multicore chips: Promises and challenges," IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 2, no. 2, pp. 228-239, 2012.
3. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco, CA: Morgan Kaufmann, 2004.
4. C. J. Glass and L. M. Ni, "The turn model for adaptive routing," in 25 Years ISCA: Retrospectives and Reprints, 1998, pp. 441-450.
5. J. Hu and R. Marculescu, "DyAD-smart routing for networks-on-chip," in ACM/IEEE Design Automation Conference, San Diego, CA, USA, Jun. 7-11 2004, pp. 260-263.
6. G.-M. Chiu, "The odd-even turn model for adaptive routing," IEEE Transactions on Parallel Distributed Systems, vol. 11, no. 7, pp. 729-738, 2000.
7. M. Palesi, R. Holsmark, S. Kumar, and V. Catania, "Application specific routing algorithms for networks on chip," IEEE Transactions on Parallel and Distributed Systems, vol. 20, no. 3, pp. 316-330, Mar. 2009.
8. V. Catania, A. Mineo, S. Monteleone, and D. Patti, "Distributed topology discovery in self-assembled nano network-on-chip," Computers & Electrical Engineering, vol. 40, no. 8, pp. 292-306, 2014.
9. X. Yu, J. Baylon, P. Wettin, D. Heo, P. P. Pande, and S. Mirabbasi, "Architecture and design of multichannel millimeter-wave wireless noc," Design Test, IEEE, vol. 31, no. 6, pp. 19-28, Dec 2014.
10. X. Yu, S. P. Sah, Rashtian, H. Rashtian, S. Mirabbasi, P. P. Pande, and D. Heo, "A 1.2-pj/bit 16-gb/s 60-ghz ook transmitter in 65-nm cmos for wireless network-on-chip," Microwave Theory and Techniques, IEEE Transactions on, vol. 62, no. 10, pp. 2357-2369, Oct 2014.