메뉴 건너뛰기




Volumn , Issue , 2010, Pages 162-165

Virtual channels vs. multiple physical networks: A comparative analysis

Author keywords

Channel Slicing; Network on Chip; Virtual Channel

Indexed keywords

ANALYTICAL MODEL; CHANNEL SLICING; COMMUNICATION INFRASTRUCTURE; COMPARATIVE ANALYSIS; COMPLEX DESIGNS; HARDWARE IMPLEMENTATIONS; MULTICORE ARCHITECTURES; NETWORK ON CHIP; PACKET SWITCHED NETWORK; PHYSICAL CHANNELS; PHYSICAL NETWORK; SYSTEM LEVEL SIMULATION; VIRTUAL CHANNELS;

EID: 77952943435     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837315     Document Type: Conference Paper
Times cited : (61)

References (17)
  • 1
    • 36849063126 scopus 로고    scopus 로고
    • Research challenges for on-chip interconnection networks
    • Sept.-Oct.
    • J. Owens et al., "Research challenges for on-chip interconnection networks," IEEE Micro, vol.27, no.5, pp. 96-108, Sept.-Oct. 2007.
    • (2007) IEEE Micro , vol.27 , Issue.5 , pp. 96-108
    • Owens, J.1
  • 3
    • 0035101680 scopus 로고    scopus 로고
    • A delay model for router microarchitectures
    • Jan.
    • L.-S. Peh and W. J. Dally, "A delay model for router microarchitectures," IEEE Micro, vol.21, pp. 26-34, Jan. 2001.
    • (2001) IEEE Micro , vol.21 , pp. 26-34
    • Peh, L.-S.1    Dally, W.J.2
  • 4
    • 65349166228 scopus 로고    scopus 로고
    • In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects
    • Feb.
    • L.-S. Peh et al., "In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects," in Int. Sym. on High Perf. Computer Architecture (HPCA), Feb. 2009, pp. 67-78.
    • (2009) Int. Sym. on High Perf. Computer Architecture (HPCA) , pp. 67-78
    • Peh, L.-S.1
  • 5
    • 0036505033 scopus 로고    scopus 로고
    • The Raw microprocessor: A computational fabric for software circuits and general purpose programs
    • Mar-Apr
    • M. B. Taylor et al., "The Raw microprocessor: A computational fabric for software circuits and general purpose programs," IEEE Micro, vol.22, no.2, Mar-Apr 2002.
    • (2002) IEEE Micro , vol.22 , Issue.2
    • Taylor, M.B.1
  • 6
    • 34547471544 scopus 로고    scopus 로고
    • Design tradeoffs for tiled CMP on-chip networks
    • Nov.
    • J. Balfour and W. J. Dally, "Design tradeoffs for tiled CMP on-chip networks," in Conf. on Supercomputing, Nov. 2006, pp. 187-198.
    • (2006) Conf. on Supercomputing , pp. 187-198
    • Balfour, J.1    Dally, W.J.2
  • 8
    • 46249102743 scopus 로고    scopus 로고
    • Multiplane virtual channel router for network-on-chip design
    • Oct.
    • S. Noh et al., "Multiplane virtual channel router for network-on-chip design," in Int. Conf. on Communications and Electronics, Oct. 2006, pp. 348-351.
    • (2006) Int. Conf. on Communications and Electronics , pp. 348-351
    • Noh, S.1
  • 10
    • 77956193729 scopus 로고    scopus 로고
    • Website
    • Website, www.opencores.org/.
  • 11
    • 0036469676 scopus 로고    scopus 로고
    • Simics: A full system simulation platform
    • Feb.
    • P. S. Magnusson et al., "Simics: A full system simulation platform," IEEE Computer, vol.35, no.2, pp. 50-58, Feb. 2002.
    • (2002) IEEE Computer , vol.35 , Issue.2 , pp. 50-58
    • Magnusson, P.S.1
  • 12
    • 33748870886 scopus 로고    scopus 로고
    • Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset
    • Nov.
    • M. M. K. Martin et al., "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," SIGARCH Comput. Architecture News, vol.33, no.4, pp. 92-99, Nov. 2005.
    • (2005) SIGARCH Comput. Architecture News , vol.33 , Issue.4 , pp. 92-99
    • Martin, M.M.K.1
  • 13
    • 70049105948 scopus 로고    scopus 로고
    • GARNET: A detailed on-chip network model inside a full-system simulator
    • Apr.
    • L.-S. Peh et al., "GARNET: A detailed on-chip network model inside a full-system simulator," in Int. Symp. on Perf. Analysis of Systems and Software, Apr. 2009, pp. 33-42.
    • (2009) Int. Symp. on Perf. Analysis of Systems and Software , pp. 33-42
    • Peh, L.-S.1
  • 14
    • 63549095070 scopus 로고    scopus 로고
    • The PARSEC benchmark suite: Characterization and architectural implications
    • Oct.
    • C. Bienia et al., "The PARSEC benchmark suite: characterization and architectural implications," in Conf. on Parallel arch. and compilation techniques, Oct. 2008, pp. 72-81.
    • (2008) Conf. on Parallel Arch. and Compilation Techniques , pp. 72-81
    • Bienia, C.1
  • 15
  • 17
    • 0038300184 scopus 로고    scopus 로고
    • A progressive approach to handling message-dependent deadlock in parallel computer systems
    • Mar.
    • Y. H. Song and T. M. Pinkston, "A progressive approach to handling message-dependent deadlock in parallel computer systems," IEEE Trans. on Par. and Dist. Systems, vol.14, no.3, pp. 259-275, Mar. 2003.
    • (2003) IEEE Trans. on Par. and Dist. Systems , vol.14 , Issue.3 , pp. 259-275
    • Song, Y.H.1    Pinkston, T.M.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.