-
1
-
-
36849063126
-
Research challenges for on-chip interconnection networks
-
Sept.-Oct.
-
J. Owens et al., "Research challenges for on-chip interconnection networks," IEEE Micro, vol.27, no.5, pp. 96-108, Sept.-Oct. 2007.
-
(2007)
IEEE Micro
, vol.27
, Issue.5
, pp. 96-108
-
-
Owens, J.1
-
3
-
-
0035101680
-
A delay model for router microarchitectures
-
Jan.
-
L.-S. Peh and W. J. Dally, "A delay model for router microarchitectures," IEEE Micro, vol.21, pp. 26-34, Jan. 2001.
-
(2001)
IEEE Micro
, vol.21
, pp. 26-34
-
-
Peh, L.-S.1
Dally, W.J.2
-
4
-
-
65349166228
-
In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects
-
Feb.
-
L.-S. Peh et al., "In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects," in Int. Sym. on High Perf. Computer Architecture (HPCA), Feb. 2009, pp. 67-78.
-
(2009)
Int. Sym. on High Perf. Computer Architecture (HPCA)
, pp. 67-78
-
-
Peh, L.-S.1
-
5
-
-
0036505033
-
The Raw microprocessor: A computational fabric for software circuits and general purpose programs
-
Mar-Apr
-
M. B. Taylor et al., "The Raw microprocessor: A computational fabric for software circuits and general purpose programs," IEEE Micro, vol.22, no.2, Mar-Apr 2002.
-
(2002)
IEEE Micro
, vol.22
, Issue.2
-
-
Taylor, M.B.1
-
6
-
-
34547471544
-
Design tradeoffs for tiled CMP on-chip networks
-
Nov.
-
J. Balfour and W. J. Dally, "Design tradeoffs for tiled CMP on-chip networks," in Conf. on Supercomputing, Nov. 2006, pp. 187-198.
-
(2006)
Conf. on Supercomputing
, pp. 187-198
-
-
Balfour, J.1
Dally, W.J.2
-
8
-
-
46249102743
-
Multiplane virtual channel router for network-on-chip design
-
Oct.
-
S. Noh et al., "Multiplane virtual channel router for network-on-chip design," in Int. Conf. on Communications and Electronics, Oct. 2006, pp. 348-351.
-
(2006)
Int. Conf. on Communications and Electronics
, pp. 348-351
-
-
Noh, S.1
-
10
-
-
77956193729
-
-
Website
-
Website, www.opencores.org/.
-
-
-
-
11
-
-
0036469676
-
Simics: A full system simulation platform
-
Feb.
-
P. S. Magnusson et al., "Simics: A full system simulation platform," IEEE Computer, vol.35, no.2, pp. 50-58, Feb. 2002.
-
(2002)
IEEE Computer
, vol.35
, Issue.2
, pp. 50-58
-
-
Magnusson, P.S.1
-
12
-
-
33748870886
-
Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset
-
Nov.
-
M. M. K. Martin et al., "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," SIGARCH Comput. Architecture News, vol.33, no.4, pp. 92-99, Nov. 2005.
-
(2005)
SIGARCH Comput. Architecture News
, vol.33
, Issue.4
, pp. 92-99
-
-
Martin, M.M.K.1
-
13
-
-
70049105948
-
GARNET: A detailed on-chip network model inside a full-system simulator
-
Apr.
-
L.-S. Peh et al., "GARNET: A detailed on-chip network model inside a full-system simulator," in Int. Symp. on Perf. Analysis of Systems and Software, Apr. 2009, pp. 33-42.
-
(2009)
Int. Symp. on Perf. Analysis of Systems and Software
, pp. 33-42
-
-
Peh, L.-S.1
-
14
-
-
63549095070
-
The PARSEC benchmark suite: Characterization and architectural implications
-
Oct.
-
C. Bienia et al., "The PARSEC benchmark suite: characterization and architectural implications," in Conf. on Parallel arch. and compilation techniques, Oct. 2008, pp. 72-81.
-
(2008)
Conf. on Parallel Arch. and Compilation Techniques
, pp. 72-81
-
-
Bienia, C.1
-
16
-
-
85143566432
-
-
Morgan Kaufmann
-
B. Jackob, S. W. Ng, and D. Wang, Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann, 2007.
-
(2007)
Memory Systems: Cache, DRAM, Disk.
-
-
Jackob, B.1
Ng, S.W.2
Wang, D.3
-
17
-
-
0038300184
-
A progressive approach to handling message-dependent deadlock in parallel computer systems
-
Mar.
-
Y. H. Song and T. M. Pinkston, "A progressive approach to handling message-dependent deadlock in parallel computer systems," IEEE Trans. on Par. and Dist. Systems, vol.14, no.3, pp. 259-275, Mar. 2003.
-
(2003)
IEEE Trans. on Par. and Dist. Systems
, vol.14
, Issue.3
, pp. 259-275
-
-
Song, Y.H.1
Pinkston, T.M.2
|