Virtual channels vs. multiple physical networks: A comparative analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 162-165

  Yoon, Young Jin ^a   Concer, Nicola ^a   Petracca, Michele ^a   Carloni, Luca ^a  

^a Fu Foundation School of Engineering and Applied Science   (United States)

Author keywords

Channel Slicing; Network on Chip; Virtual Channel

Indexed keywords

ANALYTICAL MODEL; CHANNEL SLICING; COMMUNICATION INFRASTRUCTURE; COMPARATIVE ANALYSIS; COMPLEX DESIGNS; HARDWARE IMPLEMENTATIONS; MULTICORE ARCHITECTURES; NETWORK ON CHIP; PACKET SWITCHED NETWORK; PHYSICAL CHANNELS; PHYSICAL NETWORK; SYSTEM LEVEL SIMULATION; VIRTUAL CHANNELS;

COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER AIDED DESIGN; COMPUTER SIMULATION; HARDWARE; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; SERVERS; SWITCHING CIRCUITS; TELECOMMUNICATION NETWORKS; VLSI CIRCUITS;

ROUTERS;

EID: 77952943435     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837315     Document Type: Conference Paper

References (17)

1. J. Owens et al., "Research challenges for on-chip interconnection networks," IEEE Micro, vol.27, no.5, pp. 96-108, Sept.-Oct. 2007.
2. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.
3. L.-S. Peh and W. J. Dally, "A delay model for router microarchitectures," IEEE Micro, vol.21, pp. 26-34, Jan. 2001.
4. L.-S. Peh et al., "In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects," in Int. Sym. on High Perf. Computer Architecture (HPCA), Feb. 2009, pp. 67-78.
5. M. B. Taylor et al., "The Raw microprocessor: A computational fabric for software circuits and general purpose programs," IEEE Micro, vol.22, no.2, Mar-Apr 2002.
6. J. Balfour and W. J. Dally, "Design tradeoffs for tiled CMP on-chip networks," in Conf. on Supercomputing, Nov. 2006, pp. 187-198.
7. E. Carara et al., "Router architecture for high-performance NoCs," in Proc. of the Conf. on Integrated circuits and systems design, Jan. 2007, pp. 111-116.
8. S. Noh et al., "Multiplane virtual channel router for network-on-chip design," in Int. Conf. on Communications and Electronics, Oct. 2006, pp. 348-351.
9. N. Concer et al., "Distributed flit-buffer flow control for networks-on-chip," in Proc. of the Int. Conf. on HW/SW Codesign & System Synthesis, Sep. 2008, pp. 215-220.
10. Website, www.opencores.org/.
11. P. S. Magnusson et al., "Simics: A full system simulation platform," IEEE Computer, vol.35, no.2, pp. 50-58, Feb. 2002.
12. M. M. K. Martin et al., "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," SIGARCH Comput. Architecture News, vol.33, no.4, pp. 92-99, Nov. 2005.
13. L.-S. Peh et al., "GARNET: A detailed on-chip network model inside a full-system simulator," in Int. Symp. on Perf. Analysis of Systems and Software, Apr. 2009, pp. 33-42.
14. C. Bienia et al., "The PARSEC benchmark suite: characterization and architectural implications," in Conf. on Parallel arch. and compilation techniques, Oct. 2008, pp. 72-81.
15. S. Thoziyoor et al., "CACTI 5.1," HP, Tech. Rep., 2008.
16. B. Jackob, S. W. Ng, and D. Wang, Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann, 2007.
17. Y. H. Song and T. M. Pinkston, "A progressive approach to handling message-dependent deadlock in parallel computer systems," IEEE Trans. on Par. and Dist. Systems, vol.14, no.3, pp. 259-275, Mar. 2003.