A new physical routing approach for robust bundled signaling on NoC links

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2010, Pages 3-8

  Kakoee, Mohammad Reza ^a   Loi, Igor ^a   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

bundled routing; bus routing; delay matching; NoC global link routing; pin placement; robust signaling; wire length variability

Indexed keywords

BUNDLED ROUTING; BUS ROUTING; CROSSTALK EFFECT; DELAY VARIATION; GLOBAL ROUTING; LOW-SWING SIGNALING; PHYSICAL ROUTING; SIGNAL PROPAGATION; TIMING-DRIVEN; WIRE LENGTH; WIRE SPACING;

CROSSTALK; LAKES; SIGNALING; WIRE;

ROUTERS;

EID: 77954526063     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1785481.1785485     Document Type: Conference Paper

References (28)

1. F. Mo and R.K. Brayton, "A Semi-Detailed Bus Routing Algorithm with Variation Reduction," ISPD, pp. 143-150, 2007.
2. H.Xiang, X.Tang and M.D.F. Wong, "Bus-Driven Floorplanning," ICCAD, pp. 66-73, 2003.
3. F. Rafiq, et.al, "Integrated Floorplanning with Buffer/Channel Insertion for Bus- Based Microprocessor Designs," ISPD, pp. 56-61, 2002.
4. J.H.Y. Law and E.F.Y. Young, "Multi-Bend Bus Driven Floorplanning," ISPD, pp. 113-120, 2005.
5. G. Persky and L.V. Tran, "Topological Routing of Multi-Bit Data Buses," DAC, pp. 679-682, 1984.
6. L. Benini and G.De Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computers, Jan. 2002.
7. http://www.synopsys.com
8. http://www.tcl.tk
9. Naveed Sherwani, Algorithms for VLSI Physical Design Automation, Kluwer Academic Publishers, 1999.
10. J. Huang, et.al, "An Efficient Timing Driven Global Routing Algorithm," DAC, pp. 560-600, 1993.
11. C. E. Leiserson, et.al, "Algorithms for routing and testing routability of planar vlsi layouts," STOC, pp. 69-78, 1985.
12. M. Galles. "Scalable Pipelined Interconnect for Distributed Endpoint Routing," The SGI SPIDER Chip. Hot Interconnects Symposium IV, pp. 141-146, 1996.
13. Kodi, A.K. Sarathy, A. Louri, A, "iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures," ISCA, pp. 241-250, 2008.
14. J. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2004.
15. http://www.eetimes.com/story/OEG20030623S0027
16. D. Bertozzi and L. Benini, "Xpipes: A network-on-chip architecture for gigascale systems-on-chip," IEEE Circuits and Systems Magazine, vol. 4, Issue 2, pp. 18-31, 2004.
17. R. Collins and L. P. Carloni, "Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System," DAC, pp. 410-415, 2007.
18. Simone Medardoni, Marcello Lajolo, Davide Bertozzi, "Variation tolerant NoC design by means of self-calibrating links," DATE, pp. 1402-1407, 2008.
19. G. Campobello, et.al, "GALS networks on chip: a new solution for asynchronous delay-insensitive links," DATE, pp. 160-165, 2006.
20. http://www.intel.com/research/platform/terascale/teraflops.htm
21. Liang Deng, et.al, "Buffer insertion under process variations for delay minimization," ICCAD, pp. 317-321, 2005.
22. William J. Dally, "Enabling Technology for On-Chip Interconnection Networks," NoCS Keynote, 2007.
23. Kangmin Lee, et.al, "Low-power network-on-chip for high-performance SoC design," IEEE Transactions on VLSI Systems," Vol. 14, Issue 2, pp.148-160, 2006.
24. Daniele Ludovici, Alessandro Strano, Davide Bertozzi, "Architecture Design Principles for the Integration of Synchronization Interfaces into Network-on-Chip Switches," NoCArc, 2009,
25. Mesgarzadeh, B. Svensson, C. Alvandpour, A., "A new mesochronous clocking scheme for synchronization in SoC", ISCAS, pp 605-608, 2004.
26. Giacomo Paci, et.al," Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels" DATE , pp. 1404-1409, 2009.
27. Davide Bertozzi, et.al, "Error Control Schemes for On-Chip Communication Links: The Energy-Reliability Tradeoff", IEEE Trans. on CAD, Vol. 24, Issue 6, pp. 818-831, 2005.
28. Ravishankar Arunachalam, et.la, "Optimal Shielding/Spacing Metrics for Low Power Design", ISVLSI, pp. 167-172, 2003.