Comparative architectural characterization of SPEC CPU2000 and CPU2006 benchmarks on the Intel® Core™ 2 Duo processor

Proceedings - 2008 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2008

Volumn , Issue , 2008, Pages 132-141

  Kejariwal, Arun ^a   Veidenbaum, Alexander V ^a   Nicolau, Alexandru ^a   Tian, Xinmin ^b   Girkar, Milind ^b   Saito, Hideki ^b   Banerjee, Utpal ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTEL CORPORATION   (United States)

^c NONE

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; BENCHMARKING; CACHE MEMORY; CODES (SYMBOLS); COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; OPTIMIZATION; PROGRAM PROCESSORS;

ARCHITECTURE OPTIMIZATIONS; BENCHMARK SUITES; BRANCH PREDICTIONS; COMPILER WRITERS; DATA SETS; DESIGN DECISIONS; GENERAL PURPOSE PROCESSORS; HARDWARE PERFORMANCE COUNTERS; L2 CACHES; MEMORY ACCESSES; MICROARCHITECTURES; OPTIMIZING COMPILERS; PERFORMANCE CHARACTERIZATIONS; PERFORMANCE EVALUATIONS; PERFORMANCE IMPACTS; PROCESSOR RESOURCES; PROGRAM BEHAVIORS; PROGRAM PERFORMANCES; REFERENCE DATUMS; SPEC CPU2000;

PROGRAM COMPILERS;

EID: 58049200369     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2008.4664856     Document Type: Conference Paper

References (16)

1. "SPEC CPU Benchmarks," http://www.spec.org/benchmarks.html.
2. "SPEC CPU2006," http://www.spec.org/cpu2006.
3. "SPEC CPU2000," http://www.spec.org/cpu2000.
4. "Intel® VTune™Performance Analyzer 8.0.1 for Windows," http://www.intel.com/cd/software/products/asmo-na/eng/vtune/ 219898.htm.
5. R. H. Saavedra and A. J. Smith, "Performance characterization of optimizing compilers," IEEE TOSE, vol. 21, no. 7, pp. 615-628, 1995.
6. J. Doweck, "Inside the Core™microarchitecture," in Hot Chips, Stanford University, Aug. 2006.
7. -, "Intel®smart memory access: Minimizing latency on intel®core™microarchitecture," 2006, www.intel.com/technology/ magazine/computing/smart-memory-access-0906.pdf.
8. K. Krewell, "Intel Looks to Core for Success," in Microprocessor Report, 2006.
9. S. Gochman, R. Ronnen, I. Anati, A. Berkovits, T. Kurts, A. Naveh, A. Saeed, Z. Sperber, and R. C. Valentine, "The Intel®Pentium®M: Microarchitecture and performance," Intel Technology Journal, vol. 7, no. 2, May 2003.
10. M. Bekerman, A. Yoaz, F. Gabbay, S. Jourdan, M. Kalaev, and R. Ronen, "Early load address resolution via register tracking," in Proceedings of ISCA, 2000, pp. 306-315.
11. D. Ofelt and J. L. Hennessy, "Efficient performance prediction for modern microprocessors," In Proceedings of the 2000 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 2000, pp. 229-239.
12. A. J. C. Bik, M. Girkar, P. M. Grey, and X. Tian, "Automatic detection of saturation and clipping idioms," In Proceedings of LCPC, 2002, pp. 61-74.
13. "Enhanced Intel SpeedStep®Technology," http://www3.intel. com/cd/channel/reseller/asmo-na/eng/203838.htm.
14. "Standard Template Library Programmer's Guide," http://www.sgi.com/tech/stl/.
15. "Boost C++ Standard Library," http://boost.org/.
16. D. Bhandarkar and J. Ding, "Performance characterization of the pentium®pro processor," In Proceedings of HPCA, 1997, pp. 288-299.