A CMOS 6-Bit 16-GS/s time-interleaved ADC using digital background calibration techniques

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 4, 2011, Pages 848-858

  Huang, Chun Cheng ^a   Wang, Chung Yi ^a   Wu, Jieh Tsorng ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Analog digital conversion; calibration; clocks; comparators; flash ADC; offset; time interleaving; time interleaved ADC; timing circuits; timing skew

Indexed keywords

ANALOG-DIGITAL CONVERSION; COMPARATORS; FLASH ADC; OFFSET; TIME INTERLEAVING; TIME-INTERLEAVED ADC; TIMING SKEW;

ANALOG CIRCUITS; CALIBRATION; CLOCKS; CMOS INTEGRATED CIRCUITS; COMPARATORS (OPTICAL); DIGITAL CIRCUITS; DIGITAL SIGNAL PROCESSING; ELECTRIC CONVERTERS; TIMING CIRCUITS; VLSI CIRCUITS;

ANALOG TO DIGITAL CONVERSION;

EID: 79953186038     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2109511     Document Type: Article

References (17)

1. K. Uyttenhove and M. S. J. Steyaert, "Speed-power-accuracy tradeoff in high-speed CMOS ADCs," IEEE J. Solid-State Circuits, vol. 49, no. 4, pp. 280-286, Apr. 2002.
2. S. Tsukamoto, W. G. Schofield, and T. Endo, "A CMOS 6-b, 400- MSample/s ADC with error correction," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1939-1947, Dec. 1998. (Pubitemid 128568592)
3. C. Sandner, M. Clara, A. Santner, T. Hartig, and F. Kutter, "A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-μm digital CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1499-1505, Jul. 2005.
4. M. Choi and A. A. Abidi, "A 6-b 1.3-GSample/s A/D converter in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1847-1858, Dec. 2001. (Pubitemid 34069251)
5. X. Jiang and M.-C. F. Chang, "A 1-GHz signal bandwidth 6-bit CMOS ADC with power-efficient averaging," IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 532-535, Feb. 2005. (Pubitemid 40206725)
6. A. Ismail and M. Elmasry, "A 6-bit 1.6-GS/s low-power wideband flash ADC converter in 0.13-μm CMOS technologh," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 1982-1990, Sep. 2008.
7. K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo, C. Tan, and A. Montijo1, "A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2003, pp. 318-496.
8. P. Schvan, J. Bach, P. F. C. Falt, R. Gibbins, Y. Greshishchev, N. Ben- Hamida, D. Pollex, J. Sitch, S.-C.Wang, and J.Wolczanski, "A 24 GS/s 6 b ADC in 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2008, pp. 544-545.
9. A. Nazemi, C. Grace, L. Lewyn, B. Kobeissy, O. Agazzi, P. Voois, C. Abidin, G. Eaton, M. Kargar, C. Marquez, S. Ramprasad, F. Bollo, V. A. Posse, S. Wang, and G. Asmanis, "A 10.3 GS/s 6 bit (5.1 ENOB at Nyquist) time-interleaved/pipelined ADC using open-loop amplifiers and digital calibration in 90 nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, 2008, pp. 18-19.
10. Y. M. Greshishchev, J. Aguirre, M. Besson, R. Gibbins, C. Falt, P. Flemke, N. B. Hamida, D. Pollex, P. Schvan, and S.-C. Wang, "A 40 GS/s 6 b ADC in 65 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 390-391.
11. M. El-Chammas and B. Murmann, "A 12-GS/s 81-mW 5-bit timeinterleaved flash ADC with background timing-skew calibration," in Symp. VLSI Circuits Dig. Tech. Papers, 2010, pp. 157-158.
12. O. Agazzi, M. Hueda, D. Crivelli, H. Carrer, A. Nazemi, G. Luna, F. Ramos, R. Lopez, C. Grace, B. Kobeissy, C. Abidin, M. Kazemia, M. Kargar, C. Marquez, S. Ramprasad, F. Bollo, V. Posse, S. Wang, G. Asmanis, G. Eaton, N. Swenson, T. Lindsay, and P. Voois, "A 90 nm CMOS DSP MLSD transceiver with integrated AFE for electronic dispersion compensation of multimode optical fibers at 10 Gb/s," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2939-2957, Dec. 2008.
13. C.-C. Huang, C.-Y.Wang, and J.-T.Wu, "A CMOS6-bit 16-GS/s timeinterleaved ADC with digital background calibration," in Symp. VLSI Circuits Dig. Tech. Papers, 2010, pp. 159-160.
14. C.-C. Huang and J.-T.Wu, "Abackground comparator calibration technique for flash analog-to-digital converters," IEEE Trans. Circuits Syst. I, vol. 52, no. 9, pp. 1732-1740, Sep. 2005. (Pubitemid 41488804)
15. C.-Y. Wang and J.-T. Wu, "A background timing-skew calibration technique for time-interleaved analog-to-digital converters," IEEE Trans. Circuits Syst. II, vol. 53, no. 4, pp. 299-303, Apr. 2006. (Pubitemid 46511174)
16. C.-Y.Wang and J.-T.Wu, "A multiphase timing skew calibration technique using zero crossing detection," IEEE Trans. Circuits Syst. I, vol. 56, no. 6, pp. 1102-1114, Jun. 2009.
17. G. Van der Plas, S. Decoutere, and S. Donnay, "A 0.16 pJ/conversionstep 2.5 mW 1.25 GS/s 4 b ADC in a 90 nm digital CMOS process," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2006, pp. 2310-2312.