A Background Timing-Skew Calibration Technique for Time-Interleaved Analog-to-Digital Converters

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 4, 2006, Pages 299-303

  Wang, Chung Yi ^a   Wu, Jieh Tsorng ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Analog digital (A D) conversion; calibration; timing

Indexed keywords

CALIBRATION; COMPUTER SIMULATION; DELAY CONTROL SYSTEMS; DIGITAL CONTROL SYSTEMS; JITTER; TIMING CIRCUITS;

SKEW CALIBRATION TECHNIQUE; TIMING SKEW; ZERO CROSSINGS;

ANALOG TO DIGITAL CONVERSION;

EID: 33947594422     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2005.861887     Document Type: Article

References (8)

1. S. M. Jamal, D. Fu, N.C.-J. Chang, P. J. Hurst, and S. H. Lewis, “A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1618–1627, Dec. 2002.
2. J. Elbornsson, F. Gustafsson, and J.-E. Eklund, “Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 151–158, Jan. 2004.
3. K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo, C. Tan, and A. Montijol, “A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 pm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2003, pp. 318–496.
4. H. Jin and E. K. F. Lee, “A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 7, pp. 603–613, Jul. 2000.
5. H. Stark and J. W. Woods, Probability Random Processes, and Estimation Theory for Engineers, 2nd ed. Englewood Cliffs, NJ: Pren-tice-Hall, 1995.
6. J. T. Barnett and B. Kedem, “Zero-crossing rates of functions of Gaussian processes,” IEEE Trans. Inf. Theory, vol. 37, no. 7, pp. 1188–1194, Jul. 1991.
7. C.-C. Huang and J.-T. Wu, “A background comparator calibration technique for flash analog-to-digital converters,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 9, pp. 1732–1740, Sep. 2005.
8. 2 with mixed-signal chopping and calibration,” IEEEJ. Solid-State Circuits, vol. 36, no. 12, pp. 1859–1867, Dec. 2001.