A background comparator calibration technique for flash analog-to-digital converters

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 9, 2005, Pages 1732-1740

  Huang, Chun Cheng ^a   Wu, Jieh Tsorng ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Comparator; Flash analog to digital converter (ADC); Offset calibration

Indexed keywords

CALIBRATION; CHOPPERS (CIRCUITS); COMPARATOR CIRCUITS; DIGITAL CIRCUITS; ELECTRIC POTENTIAL; PROBABILITY DENSITY FUNCTION; PROBABILITY DISTRIBUTIONS;

COMPARATOR CALIBRATION; FLASH ANALOG-TO-DIGITAL CONVERTERS; OFFSET CALIBRATION; OFFSET DETECTION; RANDOM-CHOPPING COMPARATOR;

ANALOG TO DIGITAL CONVERSION;

EID: 27144497367     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.852198     Document Type: Article

References (14)

1. 2," IEEE Z Solid-State Circuits, vol. 32, no. 12, pp. 1887-1895, Dec. 1997.
2. B. P. Brandt and J. Lutsky, "A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1788-1795, Dec. 1999.
3. K. Uyttenhove and M. S. J. Steyaert, "Speed-power-accuracy tradeoff in high-speed CMOS ADCs," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 4, pp. 280-286, Apr. 2002.
4. B. Razavi, Principles of Data Conversion System Design. New York: IEEE Press, 1995.
5. H. Pan and A. A. Abidi, "Spatial filtering in flash A/D converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 8, pp. 424-436, Aug. 2003.
6. H. Okada, Y. Hashimoto, K. Sakata, T. Tsukada, and K. Ishibashi, "Offset calibrating comparator array for 1.2-V, 6-bit, 4-Gsample/s flash ADCs using 0.13-pro CMOS technology," in Proc, ESSCIRC'03, Sep. 2003, pp. 711-714.
7. Y. Tamba and K. Yamakido, "A CMOS 6b 500 MSample/s ADC for hard disk drive read channel," in Proc. IEEE Int. Soli-State Circuits Conf., Feb. 1999, pp. 324-325.
8. M. P. Flynn, C. Donovan, and L. Sattler, "Digital calibration incorporating redundancy of flash ADCs," IEEE Trans, Circuits Syst. II, Analog Digit. Signal Process. vol. 50, no. 5, pp. 205-213, May 2003,
9. M.-J. Choe, B.-S. Song, and K. Bacrania, "A 13-b 40-Msample/s CMOS pipelined folding ADC with background offset trimming," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1781-1789, Dec. 2000.
10. 2 with mixed-signal chopping and calibration," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1859-1867, Dec. 2001.
11. S.M. Jamal, D. Fu, N. C.-J. Chang, P. J. Hurst, and S. H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1618-1627, Dec. 2002.
12. M. Q. Le, P. J. Hurst, and K. C. Dyer, "An analog DFE for disk drives using a mixed-signal integrator," in Proc. Symp. VLSI, Jun. 1998, pp. 156-157.
13. K. Dyer, D. Fu, S. Lewis, and P. Hurst, "Analog background calibration of a 10b 40 MSample/s parallel pipelined adc," in Proc. ISSCC, Feb. 1998, pp. 142-427.
14. H. Stark and J. W. Woods, Probability and Random Processes With Application to Signal Processing, 3rd ed. Englewood Cliffs, NJ: Prentice-Hall, 2002.