Magnetic Look-Up Table (MLUT) featuring radiation hardness, high performance and low power

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6578 LNCS, Issue , 2011, Pages 275-280

  Lakys, Yahya ^a   Zhao, Weisheng ^a   Klein, Jacques Olivier ^a   Chappert, Claude ^a,b  

^a UNIVERSITÉ PARIS SACLAY   (France)

^b CNRS   (France)

Author keywords

High Reliability; Hybrid Design; MLUT; Radiation Hardness

Indexed keywords

COMPUTING SPEED; HIGH RELIABILITY; HYBRID DESIGN; LOOK-UP-TABLE; LOW POWER; MAGNETIC TUNNEL JUNCTION; MLUT; NONVOLATILITY; POWER EFFICIENCY; RADIATION HARDNESS; RECONFIGURABLE COMPUTING; SIMULATION RESULT; SMALL SIZE; STORAGE TECHNOLOGY; ACCURATE MODELING;

COMPUTER SIMULATION; DESIGN; HARDNESS; RELIABILITY; TABLE LOOKUP; TUNNEL JUNCTIONS; COMPUTER CIRCUITS; MAGNETISM; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

MAGNETIC DEVICES;

EID: 79953182328     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-19475-7_29     Document Type: Conference Paper

References (16)

1. Brown, S., Francis, R., Rose, J., Vranesic, Z.: Field-programmable gate arrays. Kluwer Academic Publishers, Dordrecht (1992)
2. Virtex-III data sheet, http://www.xilinx.com
3. Chappert, C., Fert, A., Nguyen Van Dau, F.: The emergence of spin electronics in data storage. Nature Materials 6, 813-823 (2007)
4. Lakys, Y., Zhao, W.S., Klein, J.O., Chappert, C.: Low Power, High Reliablity Magnetic Flip-Flop. Electronics Letters 46(22), 1493-1494 (2010)
5. Zhao, W.S., Belhaire, E., Chappert, C., Mazoyer, P.: Spin Transfer Torque (STT)-MRAM based Run Time Reconfiguration FPGA circuit. ACM Transactions on Embedded Computing Systems 9(2), article 14 (2009)
6. Guillemenet, Y., et al.: Non-volatile run-time field-programmable gate arrays structures using thermally assisted switching magnetic random access memories. Computers & Digital Techniques, IET 4(3), 211-226 (2010)
7. Matsunaga, S., et al.: Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions. Appl. Phys. Express (APEX) 1(9), 091301-1-091301-3 (2008)
8. Yu, F.X., Liu, J.R., Huang, Z.L., Luo, H., Lu, Z.M.: Overview of radiation hardening techniques for IC design. Inform. Technol. J. 6, 1068-1080 (2010)
9. Dupont, E., et al.: Radiation Results of the SER Test of Actel, Xilinx and Altera FPGA instances, http://www.actel.com/documents/RadResultsIROCreport. pdf
10. Zhao, W.S., Chappert, C., Javerliac, V., Noziere, J.P.: High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits. IEEE Transactions on Magnetic 45(10), 3784-3787 (2009)
11. Chaudhuri, S., Zhao, W.S., Klein, J.O., Chappert, C., Mazoyer, P.: Design of TAS-MRAM Prototype for NV Embedded memory Applications. In: Proc. of International Memory Workshop, Korea, pp. 152-155 (2010)
12. Elbaraji, M., Javerliac, V., Guo, W., Prenat, G., Dieny, B.: Dynamic compact model of thermally assisted switching magnetic tunnel junctions. Journal of Applied Physics, 123906 (2010)
13. TAS MRAM technology, http://www.crocus-technology.com
14. STMicroelectronics, Manual of design kit for CMOS 130nm (2006)
15. Zhao, W.S., Belhaire, E., Chappert, C., Jacquet, F., Mazoyer, P.: New non-volatile logic based on Spin-MTJ. Physica Status Solidi-a: Applications and Material Science 205(6), 1373-1377 (2008)
16. Zhao, W.S., Belhaire, E., Dieny, B., Prenat, G., Chappert, C.: TAS-MRAM based Nonvolatile FPGA logic circuit. In: IEEE International Conference on Field-Programmable Technology (IEEE-ICFPT), Kitakyushu, Japan, pp. 153-161 (2007)