A frequent-value based PRAM memory architecture

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2011, Pages 211-216

  Sun, Guangyu ^a   Niu, Dimin ^a   Ouyang, Jin ^a   Xie, Yuan ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIT LEVEL; DATA PATTERNS; FAST READ; HIGH DENSITY; MAIN MEMORY; NONVOLATILITY; PHASE-CHANGE RANDOM ACCESS MEMORY; VALUE LOCALITY; VALUE-BASED; WRITE OPERATIONS;

COMPUTER AIDED DESIGN; DURABILITY; FLASH MEMORY; MEMORY ARCHITECTURE; PHASE CHANGE MEMORY;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 79952980878     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2011.5722186     Document Type: Conference Paper

References (19)

1. B. C. Lee and et al. Architecting phase change memory as a scalable dram alternative. In Proceedings of ISCA 2009, pages 2-13.
2. X. Wu and et al. Hybrid cache architecture with disparate memory technologies. In Proceedings of ISCA 2009, pages 34-45.
3. Y. Joo and et al. Energy- and endurance-aware design of phase change memory caches. In Proceedings of DATE 2010.
4. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. Scalable high performance main memory system using phase-change memory technology. In Proceedings of ISCA 2009, pages 24-33.
5. S. Cho and H. Lee. Flip-n-write: a simple deterministic technique to improve pram write performance, energy and endurance. In Proceedings of MICRO 2009, pages 347-357.
6. P. Zhou and et al. A durable and energy efficient main memory using phase change memory technology. In Proceedings of ISCA 2009, pages 14-23.
7. M. K. Qureshi and et al. Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. In Proceedings of MICRO 2009, pages 14-23.
8. M. K. Qureshi, M. M. Franceschini, and L. A. Lastras-Montano. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of HPCA 2010, pages 123-132.
9. N. H. Seong, D. H. Woo, and H. S. Lee. Security refresh: Prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. In Proceedings of ISCA 2010, pages 134-145.
10. W. Xu and et al. Data manipulation techniques to reduce phase change memory write energy. In Proceedings of ISLPED 2009:, pages 237-242.
11. Y. Zhang, J. Yang, and R. Gupta. Frequent value locality and value-centric data cache design. SIGPLAN Not., 35(11):150-159, 2000. (Pubitemid 32470894)
12. 2 memory cell (f=0.15 ?m). Journal of Applied Physics, 2003.
13. S.J. Hudgens. OUM nonvolatile semiconductor memory technology overview. In Proceedings of Materials Research Society Symposium, 2006.
14. Y. Zhang and et al. An integrated phase change memory cell with ge nanowire diode for cross-point memory. In Proceedings of VLSIT 2007, pages 98-99.
15. J. Yang, Y. Zhang, and R. Gupta. Frequent value compression in data caches. In Proceedings of MICRO 2000, pages 258-265.
16. P. Zhou and et al. Frequent value compression in packet-based noc architectures. In Proceedings of ASP-DAC 2009, pages 13-18.
17. J. Yang and R. Gupta. Energy efficient frequent value data cache design. In Proceedings of MICRO 2002, pages 197-207.
18. M. Mehrara and T. Austin. Exploiting selective placement for low-cost memory protection. ACM Trans. Archit. Code Optim., 5(3):1-24, 2008.
19. J. Yang and R. Gupta. Frequent value locality and its applications. ACM Trans. Embed. Comput. Syst., 1(1):79-105, 2002.