Skip the analysis: Self-optimising Networks-on-Chip

Proceedings - 2010 International Symposium on Electronic System Design, ISED 2010

Volumn , Issue , 2010, Pages 14-19

  Hollis, Simon J ^a   Jackson, Chris ^a  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

Author keywords

Dynamic optimisation; Long range links; Network on chip; NoC; Skip links; Static analysis

Indexed keywords

LONG-RANGE LINKS; NETWORK ON CHIP; NOC; OPTIMISATIONS; SKIP-LINKS;

DECISION MAKING; ELECTRONICS ENGINEERING; OPTIMIZATION; PROGRAMMABLE LOGIC CONTROLLERS; SERVERS; STATIC ANALYSIS; SYSTEMS ANALYSIS; TORNADOES; TRAFFIC SURVEYS; VLSI CIRCUITS;

DYNAMIC ANALYSIS;

EID: 79952562386     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISED.2010.12     Document Type: Conference Paper

References (15)

1. S. V. et al., "An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS," ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 98-589, 11-15 Feb. 2007.
2. T. D. B. et al., "A comparison of eleven static heuristics for mapping a class of independent tasks onto heterogeneous distributed computing systems," Journal of Parallel and Distributed Computing, vol. 61, no. 6, pp. 810 - 837, 2001.
3. S. Wei, D. Edwards, J. L. Nunez-Yanez, and S. Dasgupta, "Adaptive stochastic routing in fault-tolerant on-chip networks," in Proc. NOCS '09. Washington, DC, USA: IEEE Computer Society, 2009, pp. 32-37.
4. J. Nunez-Yanez, "Energy optimization in a network-on-chip with dynamically reconfigurable processing nodes, invited paper," in IEEE Multi-conference on Systems and Control, 2009, pp. pp.308-313.
5. S. Moore and D. Greenfield, "The next resource war: Computation vs. communication," in Proc. 2008 ACM International Workshop on System Level Interconnect Prediction (SLIP'08), April 5-6 2008, pp. 81-85. (Pubitemid 351661899)
6. T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip," ACM Comput. Surv., vol. 38, no. 1, pp. 1-51, 2006.
7. K. A. et al., "The landscape of parallel computing research: A view from berkeley," Electrical Engineering and Computer Sciences, University of California at Berkeley, Tech. Rep., December 18 2006.
8. U. Y. Ogras and R. Marculescu, "Application-specific network-on-chip architecture customization via long-range link insertion," in Proc. ICCAD. Washington, DC, USA: IEEE Computer Society, 2005, pp. 246-253. (Pubitemid 44815723)
9. M. B. Stensgaard and J. Sparsø, "ReNoC: A network-on-chip architecture with reconfigurable toplogy," in Proc. The 2nd IEEE International Symposium on Networks-on-Chip, 7-11 April 2008, pp. 55-64. (Pubitemid 351715030)
10. A. Banerjee and S. W. Moore, "Flow-aware allocation for on-chip networks," in Proc. 3rd ACM/IEEE International Symposium on Networks-on-Chip NoCS 2009, 2009, pp. 183-192.
11. C. Jackson and S. J. Hollis, "Skip-links: A dynamically reconfiguring topology for energy-efficient nocs," in Proc. International Symposium on System-on-Chip (SoC '10), 2010.
12. S. J. Hollis and C. Jackson, "When does Network-on-Chip bypassing make sense?" in Proc. 22nd IEEE International SoC Conference (SoCC 09), September 2009, pp. 143-146.
13. L. Schwiebert and D. N. Jayasimha, "Optimal fully adaptive wormhole routing for meshes," in Proc. Supercomputing '93, 1993, pp. 782-791.
14. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., 2003.
15. A. Singh, W. J. Dally, A. K. Gupta, and B. Towles, "Adaptive channel queue routing on k-ary n-cubes," in SPAA '04: Proc. 16th annual ACM symposium on Parallelism in algorithms and architectures. New York, NY, USA: ACM, 2004, pp. 11-19.