Global Optimization Approach for Architectural Synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 9, 1993, Pages 1266-1278

  Gebotys, Catherine H ^a   Elmasry, Mohamed I ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; HEURISTIC PROGRAMMING;

ARCHITECTURAL SYNTHESIS; GLOBAL OPTIMIZATION APPROACH;

OPTIMIZATION;

EID: 0027660748     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.240074     Document Type: Article

References (25)

1. S. Devadas and A. R. Newton, “Algorithms for hardware allocation in data path synthesis,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 768–781, July 1989.
2. M. R. Garey and D. S. Johnson, Computers and Intractability. Freeman and Co., 1979.
3. E. L. Lawler, Combinatorial Optimization Networks and Matroids. New York: Holt-Rinehart-Winston 1976.
4. P. G. Paulin, “Force directed scheduling,” IEEE Trans. Computer-Aided Design, vol. 8. pp. 661–679, 1989.
5. M. McFarland, A. Parker, and R. Camposano, “Tutorial on high-level synthesis,” in Proc. Design Automation Conf., 1988, pp. 330–336.
6. L. Hafer and A. Parker, “A formal method for the specification, analysis and design of register-transfer-level digital logic,” IEEE Trans. Computer-Aided Design vol. CAD-2, no. 1, pp. 4–17, Jan. 1983.
7. G. L. Nemhauser and L. A. Wolsey, Integer and Combinatorial Optimization. New York: Wiley Interscience, 1988.
8. J. Lee, Y. Hsu, and Y. Lin, “A new integer linear programming formulation for the scheduling problem in data path synthesis,” in Inti. Conf. Proc. Computed Aided Design, 1989.
9. A. Brooke, D. Kendricke, and A. Meeraus, GAMS/MINOS Users Manual. New York: Scientific Press, 1988.
10. P. Pfahler, “Automated datapath synthesis: A compilation approach,” Processing and Microprogramming, vol. 21, pp. 577–584, 1987.
11. H. Crowder, E. L. Johnson, and M. Padberg, “Solving large scale zero-one linear programming problems,” Op. Res., vol. 31, no. 5, pp. 803–834, Sept. 1983.
12. K. R. Baker, Introduction to Sequencing and Scheduling. New York: Wiley, 1974.
13. C. H. Gebotys, “A global optimization approach to architectural synthesis of VLSI Digital synchronous systems with analog and asynchronous interfaces,” Ph.D. thesis, Dept. ECE, University of Waterloo, July 1991.
14. B. Mayo (Coordinator), High-Level Synthesis Workshop Clearinghouse, email hlsw-request@decwrl.dec.com. 1988.
15. C.T. Hwang, J.H., and Y.C. Hsu, “A formal approach to the scheduling problem in high-level synthesis,” IEEE Trans. Computer Aided Design, vol. CAD-10, no, 4, pp. 464–475, 1991.
16. A. Parker, “Tutorial on high level synthesis,” in Can. Conf. on VLSI, 1991.
17. R. Camposano, “Path based scheduling for synthesis,” IEEE Trans. Computer-Aided Design, vol. CAD-10, pp. 85–93, 1991.
18. E. D. Lagnese, “Architectural partitioning for systems level design of integrated circuits,” Ph.D. thesis, CMUCAD-89-27, Carnegie-Mellon University, Pittsburgh, PA, 1989.
19. N. Karmarkar, “A new polynomial time algorithm for linear programming Combinatorica, vol. 4, 373–395, 1984.
20. F. Depuydt, G. Goossens, J. Van Meerbergen, F. Catthoor, and H. DeMan, “Scheduling of large scale signal flow graphs based on metric graph clustering,” in IFIP Conf. High Level Architectural Synthesis and Logic Synthesis, 1990.
21. C. H. Gebotys and M. I. Elmasry, “Simultaneous scheduling and allocation for cost constrained optimal architectural synthesis,” in ACM/IEEE Design Automation Conf., 1991.
22. C. H. Gebotys and M. I. Elmasry, “Optimal synthesis of high-performance architectures,” IEEE J. Solid-State Circuit, vol. SC-2, no. 3, pp. 389–397, 1992.
23. C. H. Gebotys, “Synthesizing embedded speed-optimized architectures,” in IEEE Custom Integrated Circuits Conf., pp. 8.7.1-8.7.4, 1992.
24. C. H. Gebotys, “Optimal scheduling and allocation of embedded VLSI in ACM/IEEE Design Automation 1992.
25. C. H. Gebotys, “Optimal synthesis of multichip architectures,” in IEEE/ACM Int. Conf. CAD, 1992.