Applying Simulated Evolution to High Level Synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 12, Issue 3, 1993, Pages 389-409

  Mowchenko, Jack T ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

^b SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; HEURISTIC METHODS; OPTIMIZATION; PROBABILITY;

HIGH LEVEL SYNTHESIS; PROBABILISTIC HILL CLIMBING; SIMULATED EVOLUTION;

ELECTRIC NETWORK SYNTHESIS;

EID: 0027561267     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.215002     Document Type: Article

References (24)

1. G. Borriello and E. Detjens, “High-level synthesis: Current status and future directions,” in Proc. 25th Design Automation Conf., pp. 477–482, June 1988.
2. S. Devadas and A. R. Newton, “Algorithms for hardware allocation in data path synthesis,” in IEEE Trans. Computer-Aided Design, pp. 768–781, 1989.
3. S. Devadas and A. R. Newton, “Algorithms for hardware allocation in data path synthesis,” IEEE Trans. Computer-Aided Design, vol. 8, pp. 768–781, July 1989.
4. D. Freedman, Markov Chains. New York: Springer-Verlag, 1983.
5. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.
6. C. H. Gebotys and M. I. Elmasry, “A VLSI methodology with testability constraints,” Proc. 1987 Canadian Conf. on VLSI, Oct. 1987.
7. E. F. Girczyc, “Automatic generation of microsequenced data paths to realize ADA circuit descriptions,” Ph.D. dissertation, Carlton University, July, 1984.
8. S. Karlin, A First Course in Stochastic Processes. New York: Academic Press, 1973.
9. R. Kling and P. Banerjee, “ESP: A new standard cell placement package using simulated evolution,” in Proc. 24th Design Automation Conf., pp. 60–66, June 1987.
10. K. Kucukcakar and A. C. Parker, “MABAL: A software package for module and bus allocation,” Univ. of Southern California, Tech. Rep. CRI-88-61, Mar. 1989.
11. T. Lin, T. Hsu, and F. Tsai, “SILK: A simulated evolution router,” IEEE Trans. Computer-Aided Design, vol. CAD-8, pp. 210–215, Oct. 1989.
12. T. A. Ly, W. L. Elwood, and E. F. Girczyc, “A generalized interconnect model for data path synthesis,” Proc. 27th Automation Conf., June 1990.
13. T. A. Ly and J. T. Mowchenko, “Bottom up synthesis based on fuzzy schedules,” in Proc. 28th Design Automation Conf., June 1991.
14. M. C. McFarland, A. C. Parker, and R. Camposano, “Tutorial on high-level synthesis,” in Proc. 25th Design Automation Conf., pp. 330–336, June 1988.
15. J. A. Nestor and G. Krishnamoorthy, “SALSA: A new approach to scheduling with timing constraints,” in Proc. Int. Conf. on Computer-Aided Design, Nov. 1990.
16. B. M. Pangrle, “Splicer: A heuristic approach to connectivity binding,” in Proc. 25th Design Automation Conf., pp. 536–541, June 1988.
17. N. Park and A. C. Parker, “SEHWA: A program for synthesis of pipelines,” in Proc. 23rd Design Automation Conf., pp. 454–460, July 1986.
18. A. C. Parker, J. Pizarro, and M. Milnar, “MAHA: A program for data path synthesis,” in Proc. 23rd Design Automation Conf., pp. 461–466, June 1986.
19. P. G. Paulin and J. P. Knight, “Scheduling and binding algorithms for high-level synthesis,” in Proc. 26th Design Automation Conf., pp. 1–6, June 1989.
20. P. G. Paulin, “High-level synthesis of digital circuits using global scheduling and binding algorithms,” Ph.D. dissertation, Carlton Univ., Jan. 1988.
21. Y. Saab and V. Rao, “An evolution-based approach to partitioning ASIC systems,” in Proc. 26th Design Automation Conf., pp. 767–770, June 1989.
22. A. Safir and B. Zavidovique, “Automatic synthesis of specific image processing automata by a stimulated annealing based design space search,” presented at the 1989 Symp. on Circuits and Systems, May, 1989.
23. C. Sechen and A. Sangiovanni-Vincentelli, “The TimberWolf placement and routing package,” IEEE J. Solid-State Circuits, pp. 510–522, Apr. 1985.
24. F-S. Tsai and Y-C. Hsu, “Data path construction and refinement,” in Proc. IEEE Computer-Aided Design, pp. 308–311, 1990.