Force-Directed Scheduling for the Behavioral Synthesis of ASIC's

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 8, Issue 6, 1989, Pages 661-679

  Paulin, Pierre G ^a   Knight, John P ^b  

^a NORTEL NETWORKS   (Canada)

^b CARLETON UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL TECHNIQUES--GRAPH THEORY; PROBABILITY;

ASIC BEHAVIORAL SYNTHESIS; FIXED GLOBAL TIMING CONSTRAINTS; FIXED HARDWARE RESOURCE CONSTRAINTS; FORCE-DIRECTED SCHEDULING; FUNCTIONAL PIPELINING;

INTEGRATED CIRCUITS, DIGITAL;

EID: 0024682923     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.31522     Document Type: Article

References (47)

1. D.D. Gajski, N.D. Dutt, and B.M. Pangrle, “Silicon compilation (tutorial),” in Proc. IEEE 1986 Custom Integrated Circuits Conf. (Rochester NY), May 1986, pp. 102–110.
2. E.F. Girczyc and J.P. Knight, “An ADA to standard cell hardware compiler based on graph grammars and scheduling,” in Proc. IEEE Int. Conf. Computer Design, October 1984, pp. 726–731.
3. N. Park and A.C. Parker, “Synthesis of optimal clocking schemes,” in Proc. 22nd Design Automat. Conf., July 1985, pp. 489–495.
4. A.C. Parker et al., “MAHA: A program for datapath synthesis,” in Proc. 23rd Design Automat. Conf. (Las Vegas, NV), July 1986, pp. 461–466.
5. P.G. Paulin and J.P. Knight, “Extended design-space exploration in automatic data path synthesis,” in Proc. 1986 Canadian Conf. VLSI (Montreal), Oct. 1986, pp. 221–226.
6. M.C. McFarland, A.C. Parker, and R. Camposano, “Tutorial on high-level synthesis,” in Proc. 25th Design Automat. Conf, July 1988, pp. 330–336.
7. P.G. Paulin and J.P. Knight, “Force-directed scheduling in automatic data path synthesis,” in Proc. 24th Design Automat. Conf. (Miami Beach, FL), July 1987, pp. 195–202.
8. R. Cloutier, (CMU), private communication, Nov. 1987.
9. L. Stok and R. Van den Bom, “EASY: Multiprocessor architecture optimization,” in Proc. Int. Workshop Logic and Architecture Synthesis for Silicon Compilers (Grenoble, France), May 1988.
10. T. Fuhrman (GM-Delco), private communication, Jan. 1988.
11. P.G. Paulin, J.P. Knight, and E.F. Girczyc, “HAL: A multi-paradigm approach to automatic data path synthesis,” in Proc. 23rd Design Automat. Conf. July 1986, pp. 263–270.
12. L. Lawler et al., “Deterministic and stochastic scheduling,” Proc. NATO Adv. Study, 1982
13. T. Blackman et al., “The Silc compiler: Language and features,” in Proc. 22nd Design Automat. Conf., pp. 232–237, June 1985.
14. C. Tseng and D. P, Siewiorek, “Automated synthesis of data paths in digital systems,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 379–395, July 1986.
15. C.H. Gebotys and M.I. Elmasry, “A VLSI methodology with testability constraints,” in Proc. 1987 Canadian Conf. VLSI (Winnipeg), Oct. 1987.
16. S. Davidson et al., “Some experiments in local microcode compaction for horizontal machines,” IEEE Trans. Comput., pp. 460–477, July 1981.
17. P. Marwedel. “A new synthesis algorithm for the MIMOLA software system,” in Proc. 23rd Design Automat. Conf. (Las Vegas, NV), July 1986, pp. 271–277.
18. H. Trickey, “Flamel: A high-level hardware compiler,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 259–269, Mar. 1987.
19. S.Y. Kung, H.J. Whitehouse, and T. Kailath, VLSI and Modern Signal Processing. Englewood Cliffs, NJ: Prentice Hall, 1985, pp. 258–264.
20. C.Y. Hitchcock and D.E. Thomas, “A method of automatic data path synthesis,” in Proc. 20th Design Automat. Conf., July 1983, pp. 484–489.
21. J. Nestor and D.E. Thomas, “Behavioral synthesis with interfaces,” in Proc. IEEE Int. Conf. CAD, Nov. 1986, pp. 112–115.
22. B.M. Pangrle and D.D. Gajski, “Slicer: A state synethesizer for intelligent silicon compilation,” in Proc. IEEE Int. Conf. Computer Design, Oct. 1987.
23. H. De Man et al. “Cathedral-II: A silicon compiler for digital signal processing,” IEEE Design & Test Magazine, pp. 13–25, Dec. 1986.
24. J. Vanhoof, J. Rabaey, and H. De Man, “A knowledge-based CAD system for synthesis of multiprocessor digital signal processing chips,” in VLSI ′87, C.H. Sequin. Ed. New York: Elsevier, 1988, pp. 73–88.
25. G. Goosens et al., “An efficient microcode compiler for custom multiprocessor DSP systems,” in Proc. Int. Conf. CAD, Nov. 1987, pp. 24–27.
26. M.C. McFarland, “BUD: Bottom-up design of digital systems,” in Proc. 23rd Design Automat. Conf. (Las Vegas, NV), July 1986, pp. 474–479.
27. T.J. Kowalski et al., “The VLSI design automation assistant: From algorithms to silicon,” IEEE Design & Test, pp. 33–43, Aug. 1985.
28. R. Camposano, “Structural synthesis in the Yorktown Silicon Compiler,” in VLSI '87, C.H. Sequin, Ed. New York: Elsevier, 1988, pp. 61–72.
29. N. Park and A.C. Parker, “SEHWA: A program for synthesis of pipelines,” in Proc. 23rd Design Automat. Conf. (Las Vegas, NV), July 1986, pp. 454–460.
30. E.F. Girczyc, “Loop winding-A data flow approach to functional pipelining,” in Proc. Int. Symp. Circuits Syst. (Philadelphia PA), May 1987, pp. 382–385.
31. B.M. Pangrle and D.D. Gajski, “Design tools for intelligent silicon compilation,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1098–1112, Nov. 1987.
32. F.D. Brewer and D.D. Gajski, “Knowledge-based control in microarchitecture design,” in Proc. 24th Design Automat. Conf. (Miami Beach, FL), July 1987, pp. 203–209.
33. A.W. Nagle and A.C. Parker, “Algorithms for multiple-criterion design of microprogrammed control hardware,” in Proc. 18th Design Automat. Conf., June 1981, pp. 486–493.
34. J.A. Fisher, “Trace scheduling: A technique for global microcode compaction,” IEEE Trans. Comput. vol. C-30, pp. 478–490, July 1981.
35. P.G. Paulin, “High-level synthesis of digital circuits using global scheduling and binding algorithms,” Ph.D. thesis, Carleton University, Ottawa, Canada, Feb. 1988.
36. P.G. Paulin and J.P. Knight, “Scheduling and binding algorithms for high-level synthesis,” submitted to the 26th Design Automat. Conf., Las Vegas, NV, June 1989.
37. J. Midwinter and J.P. Knight, “A weight-directed approach to register and interconnect allocation for digital circuit systhesis,” in Proc. 1986 Canadian Conf. VLSI, (Halifax N.S.), Oct. 1988, pp. 379–384.
38. M. Balakrishnan et al., “Allocation of multiport memories in data path synthesis,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 536–540, Apr. 1988.
39. G. Bordello and E. Detjiens, “High-level synthesis: Current status and future directions,” in Proc. 25th Design Automat. Conf. June 1988, pp. 477–482.
40. J. Midwinter, “Improving interconnect for the behavior synthesis of ASICs,” M. Sc. thesis, Carleton University, Ont., Canada, Feb. 1988.
41. K.S. Hwang et al., “Constrained conditional resource sharing in pipeline synthesis,” in Proc. IEEE Int. Conf. CAD, Nov. 1988, pp. 52–55.
42. K.S. Hwang et al., “Workshop on high-level synthesis,” Orcas Island, WA, Jan. 1988.
43. W. Rosenstiel, “CADDY: The Karlsruhe behavioral synthesis system,” presented at the ACM/IEEE High-Level Synthesis Workshop, Orcas Island, WA, Jan. 1988.
44. H. Kramer et al., “Data path and control synthesis in the CADDY system,” in Proc. Int. Workshop Logic and Architecture Synthesis for Silicon Compilers, (Grenoble, France), May 1988, paper V(3).
45. D.E. Thomas et al., “The system architect's workbench,” in Proc. 25th Design Automat. Conf. July 1988, pp. 337–343.
46. C.H. Gebotys and M.I. Elmasry, “VLSI design synthesis with testability,” in Proc. 25th Design Automat. Conf. June 1988, pp. 16–21.
47. B.M. Pangrle, “Splicer: A heuristic approach to connectivity binding,” in Proc. 25th Design Automat. Conf. July 1988, pp. 536–541.