HIFSuite: Tools for HDL code conversion and manipulation

Eurasip Journal on Embedded Systems

Volumn 2010, Issue , 2010, Pages

  Bombieri, Nicola ^a   Di Guglielmo, Giuseppe ^a   Ferrari, Michele ^a   Fummi, Franco ^a   Pravadelli, Graziano ^a   Stefanni, Francesco ^a   Venturelli, Alessandro ^a  

^a UNIVERSITY OF VERONA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CODE CONVERSION; HARDWARE DESCRIPTION LANGUAGES; HETEROGENEOUS COMPONENT; INTERMEDIATE FORMATS; POST-REFINEMENT;

APPLICATION PROGRAMMING INTERFACES (API); COMPUTER SYSTEMS PROGRAMMING;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 79251604482     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2010/436328     Document Type: Article

References (46)

1. Bombana M., Bruschi F., SystemC-VHDL co-simulation and synthesis in the HW domain Proceedings of the ACM and IEEE The Design, Automation, and Test in Europe (DATE '03) 2003 106 111
2. Cote C., Zilic Z., Automated systemC to VHDL translation in hardware/software codesign Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems (ICECS '02) 2002 717 720
3. Brahme D., Cox S., Gallo J., The transaction-based verification methodology 2000 CDNL-TR-2000-0825 Cadence Berkeley Labs
4. Jindal R., Jain K., Verification of transaction-level systemC models using RTL testbenches Proceedings of the ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE '03) 2003 199 203
5. Bombieri N., Fummi F., Pravadelli G., A mutation model for the SystemC TLM 2.0 communication interfaces Proceedings of ACM and IEEE of the Design, Automation and Test in Europe (DATE '08) March 2008 396 401
6. Jenn E., Arlat J., Rimen M., Ohlsson J., Karlsson J., Fault injection into VHDL models: the MEFISTO tool Proceedings of the 24th International Symposium on Fault-Tolerant Computing (FTCS '94) June 1994 66 75
7. Cheng K.-T., Krishnakumar A., Automatic generation of functional vectors using the extended finite state machine model 1 Proceedings of the ACM Transactions on Design Automation of Electronic Systems (TODAES '96) 1996 57 79
8. HT-LAB, VH2SC. http://www.ht-lab.com/freeutils/vh2sc/vh2sc.html
9. University of Tuebingen, VHDL-to-SystemC-Converter. http://www-ti. informatik.uni-tuebingen.de/ systemc
10. Stoye W., Greaves D., Richards N., Green J., Using RTL-to-C++ translation for large SoC concurrent engineering: a case study IEE Electronics Systems and Software 2003 1 1 20 25
11. OSTATIC, VHDLC. http://ostatic.com/vhdlc
12. ALDEC, DVM. http://www.aldec.com/products/Feature.aspx? marketingfeatureid=525f0a6e-6703-4762-9f74-b6c6fe841c6al
13. VeriPool, Verilator. http://www.veripool.org/wiki/verilator
14. Edwin Naroska, FreeHDL. http://www.freehdl.seul.org/
15. Labs C., AIRE/CE. http://www.cliftonlabs.com/vhdl/savant.html
16. Agliada N., Fin A., Fummi F., Martignano M., Pravadelli G., On the reuse of VHDL modules into systemC designs Proceedings of IEEE Forum on Design Language (FDL '01) 2001
17. Katagiri H., Yasumoto K., Kitajima A., Higashino T., Taniguchi K., Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization Proceedinsg of the ACM and IEEE 37th Design Automation Conference (DAC '00) June 2000 762 767
18. Zitouni A., Badrouchi S., Tourki R., Communication architecture synthesis for multi-bus SoC Journal of Computer Science 2006 2 1 63 71
19. Guerrouat A., Richter H., A component-based specification approach for embedded systems using FDTs 31 Proceedings of the ACM SIGSOFT Software Engineering Notes 2006 14 18
20. Sudnitson A., Register transfer low power design based on controller decomposition Proceedings of the 24th International Conference on Microelectronics (MIEL '04) May 2004 735 738
21. Di Guglielmo G., Fummi F., Marconcini C., Pravadelli G., FATE: a functional ATPG to traverse unstabilized EFSMs Proceedings of the 11th IEEE European Test Symposium (ETS '06) May 2006 179 184
22. Hsueh M.-C., Tsai T. K., Iyer R. K., Fault injection techniques and tools Computer 1997 30 4 75 82
23. Bhatti N. K., Blanton R. D., Diagnostic test generation for arbitrary faults Proceedings of the IEEE International Test Conference (ITC '06) October 2006 1 9
24. Fedeli A., Fummi F., Pravadelli G., Properties incompleteness evaluation by functional verification IEEE Transactions on Computers 2007 56 4 528 544
25. Certess, Certitude. www.certess.com/product/Certitude datasheet.pdf
26. Balarin F., Passerone R., Specification, synthesis, and simulation of transactor processes IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2007 26 10 1749 1762
27. Chureau A., Savaria Y., Aboulhamid E. M., The role of model-level transactors and UML in functional prototyping of systems-on-chip: a software-radio application Proceedings of the Design, Automation and Test in Europe (DATE '05 March 2005 698 703 (Pubitemid 44172074)
28. Bombieri N., Fummi F., Pravadelli G., A methodology for abstracting RTL designs into TL descriptions Proceedings of the 4th ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE '06) July 2006 103 112
29. Bombieri N., Fummi F., Pravadelli G., Marques-Silva J., Towards equivalence checking between TLM and RTL models Proceedings of the 5th ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE '07) June 2007 113 122
30. TLM-2.0, OSCI TLM-2.0 Language Reference Manual, Open SystemC Organization Initiative. 2009, http://www.systemc.org/
31. Gnu Operating System, Bison. http://www.gnu.org/software/bison
32. GreenSocs, KaSCPar. http://ftp.heanet.ie/disk1/sourceforge/g/project/gr/ greensocs/KaSCPar/
33. Gajski D., Zhu J., Domer R., Essential issue in codesign 1997 ICS-97-26 Irvine, Calif, USA University of California
34. Karlsson J., Folkesson P., Arlat J., Crouzet Y., Leber G., Integration and comparison of three physical fault injection techniques Predictably Dependable Computing Systems 1995 chapter 5 Berlin, Germany Springer 309 329 Fault Injection
35. Some R. R., Kim W. S., Khanoyan G., Callum L., Agrawal A., Beahan J. J., A software-implemented fault injection methodology for design and validation of system fault tolerance Proceedings of the International Conference on Dependable Systems and Networks (DNS '01) July 2001 501 506
36. Gracia J., Baraza J. C., Gil D., Gil P. J., Comparison and application of different VHDL-based fault injection techniques Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '01) October 2001 233 241
37. Fummi F., Marconcini C., Pravadelli G., Logic-level mapping of high-level faults Integration, the VLSI Journal 2005 38 3 467 490
38. Norris Ip C., Swan S., A Tutorial Introduction on the New SystemC Verification Standard. white paper, 2003, http://www.systemc.org
39. Bombieri N., Deganello N., Fummi F., Integrating RTL IPs into TLM designs through automatic transactor generation Proceedings of the ACM and IEEE Design, Automation and Test in Europe (DATE '08) March 2008 15 20
40. Borgatti M., Capello A., Rossi U., Lambert J.-L., Moussa I., Fummi F., Pravadelli G., An integrated design and verification methodology for reconfigurable multimedia systems Proceedings of ACM and IEEE the Design, Automation and Test in Europe (DATE '05) March 2005 266 271 (Pubitemid 44172244)
41. Politecnico di Torino, ITC-99 Benchmarks. 1999, http://www.cad.polito.it/ tools/itc99.html
42. University of Colorado, VIS. http://vlsi.colorado.edu/vis/
43. Open SystemC Organization Initiative, SystemC 2.0.1 Language Reference Manual. http://www.systemc.org.
44. Synopsys, Formality. http://www.synopsys.com/tools/verification/ formalequivalence/pages/formality.aspx
45. Fin A., Fummi F., Laerte++: an object oriented high-level TPG for systemC designs Proceedings of Forum on Design Language (FDL '04) 2004 105 117
46. Mentor Graphics, ModelSim. http://www.mentor.com/products/fv/modelsim/