FATE: A functional ATPG to traverse unstabilized EFSMs

Proceedings - Eleventh IEEE European Test Symposium, ETS 2006

Volumn 2006, Issue , 2006, Pages 179-184

  Di Guglielmo, Giuseppe ^a   Fummi, Franco ^a   Marconcini, Cristina ^a   Pravadelli, Graziano ^a  

^a UNIVERSITY OF VERONA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ATPG; CONSTRAINT LOGIC PROGRAMMING; FSM MODELS; TEST VECTORS;

CONSTRAINT THEORY; LOGIC PROGRAMMING; MATHEMATICAL MODELS; STATE SPACE METHODS; VECTORS;

FINITE AUTOMATA;

EID: 33845422165     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ETS.2006.21     Document Type: Conference Paper

References (20)

1. L. Zhang, I. Ghosh, and M. Hsiao. Efficient Sequential ATPO for Functional RTL Circuits. In Proc. of IEEE ITC, pp. 290-298, 2003.
2. I. Ohosh and M. Fujita. Automatic Test Pattern Generation for Functional Register-Transfer Level Circuits Using Assignment Decision Diagrams. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 20(3):pp. 402-415, 2001.
3. L. Lingappan, S. Ravi, and N. Jha. Test Generation for Non-separable RTL Controller-datapath Circuits using a Satisfiability based Approach. In Proc. of IEEE ICCD, pp. 187-193, 2003.
4. F. Ferrandi, F. Fummi, and D. Sciuto. Implicit test generation for behavioral VHDL models. In Proc. of IEEE ITC, pp. 436-441, 1998.
5. Q. Wu and M. Hsiao. Efficient ATPQ for Design Validation based on Partitioned State Exploration Histories. In Proc. of IEEE VTS, pp. 389-394, 2004.
6. F. Xin, M. Ciesielski, and I. Harris. Design validation of behavioral VHDL descriptions for arbitrary fault models. In Proc. of IEEE ETS, pp. 156-161, 2005.
7. M. Ier, G. Parthasarathy, and K.-T. Cheng. Efficient conflict-based learning in an RTL circuit constraint solver. In Proc. of IEEE DATE, pp. 666-671, 2005.
8. S. Padmanabhuni. Extended Analysis of Intelligent Backtracking Algorithms for the. Maximal Constraint Satisfaction Problem. In Proc. of IEEE CCECE, pp. 1710-1715, 1999.
9. K. Cheng and A. Krishnakumar. Automatic Generation of Functional Vectors Using the Extended Finite State Machine Model. ACM Trans. on Design Automation of Electronic Systems, vol. 1(1):pp. 57-79, 1996.
10. G. Myers. The Art of Software Testing. Wiley - Interscience, New York, 1979.
11. G. Di Guglielmo, F. Fummi, C. Marconcini, and G. Pravadelli. EFSM Manipulation to Increase High-Level ATPG Efficiency. In Proc. of IEEE ISQED. 2006.
12. D. Gajski, J. Zhu, and R. Domer. Essential Issue in Codesign. Thecnical report ICS-97-26, University of California, Irvine, 1997.
13. R. Hierons, T.-H. Kim, and H. Ural. Expanding an Extended Finite State Machine to Aid Testability. In Proc. of IEEE COMPSAC, pp. 334-339, 2002.
14. A. Duale and U. Uyar. A method enabling feasible conformance test sequence generation for EFSM models. IEEE Trans. on Computers, vol. 53(5):pp. 614-627, 2004.
15. S. Russel and P. Norvig. Artificial Intelligence: A Modern Approach. Prentice Hall, 2002.
16. D. Lee and M. Yannakakis. Online Minimization of Transition Systems. In Proc. of ACM Symposium on the Theory of Computing, pp. 264-274, 1992.
17. G. Di Guglielmo, F. Fummi, C. Marconcini, and G. Pravadelli. Improving Gate-Level ATPG by Traversing Concurrent EFSMs. In Proc. of IEEE VTS, 2006.
18. E. Dijkstra. A Note on Two Problems in Connexion with Graphs, Numerische Mathematik, vol. 1:pp. 269-271, 1959.
19. High Time for High-Level Test Generation. Panel at IEEE ITC, 1999.
20. A. Fin and F. Fummi. Genetic Algorithms: the Philosophers Stone or an Effective Solution for High-Level TPG?. In Proc. of IEEE HLDVT, pp. 163-168, 2003.