A methodology for abstracting RTL designs into TL descriptions

Proceedings - Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'06

Volumn , Issue , 2006, Pages 103-112

  Bombieri, Nicola ^a   Fummi, Franco ^a   Pravadelli, Graziano ^a  

^a UNIVERSITY OF VERONA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; COMPUTATIONAL COMPLEXITY; VERIFICATION;

ABSTRACTION LEVELS; DIGITAL SYSTEMS; TRANSACTION LEVEL MODELING (TLM);

LARGE SCALE SYSTEMS;

EID: 34548828182     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. J. Krasner. Embedded Software Development Issues and Challenges. Embedded Market Forecaster, 2003.
2. L. Cai and D. Gajski. Transaction Level Modeling: An Overview. In IEEE CODES + ISSS, pp. 19-24. 2003.
3. J. Colgan and P. Hardee. Advancing Transaction Level Modeling: Linking the OSCI and OCP-IP Worlds at Transaction Level. White paper.
4. A. Rose, S. Swan, J. Pierce, and J.-M. Fernandez. Transaction Level Modeling in SystemC, 2004. White paper, www.systemc.org.
5. D. Brahme, S. Cox, J. Gallo, M. Glasser, W. Grundmann, C. N. Ip, W. Paulsen, J. Pierce, J. Rose, D. Shea, and K. Whiting. The Transaction-Based Verification Methodology. Tech. Rep. CDNL-TR-2000-0825, Cadence Berkeley Labs, 2000.
6. C. Norris Ip and S. Swan. A Tutorial Introduction on the New SystemC Verification Standard, 2003. White paper, www.systemc.org.
7. A. Dahan, D. Geist, L. Gluhovsky, D. Pidan, G. Shapir, Y. Wolfsthal, L. Benalycherif, R. Kamdem, and Y. Lahbib. Combining System Level Modeling with Assertion Based Verification. In IEEE ISQED, pp. 310-315. 2005.
8. A. Habibi and S. Tahar. Design for Verification of SystemC Transaction Level Models. In IEEE DATE, pp. 560-565. 2005.
9. N. Bombieri, A. Fedeli, and F. Fummi. On PSL Properties Re-use in SoC Design Flow Based on Transactional Level Modeling. In IEEE MTV. 2005.
10. R. Jindal and K. Jain. Verification of Transaction-Level SystemC Models Using RTL Testbenches. In ACM/IEEE MEMOCODE, pp. 199-203. 2003.
11. F. Balarin and R. Passerone. Functional Verification Methodology based on Formal Interface Specification and Transactor Generation. In Proc. of IEEE DATE. 2006.
12. N. Bombieri, F. Fummi, and G. Pravadelli. On the Evaluation of Transactor-based Verification for Reusing TLM Assertions and Testbenches at RTL. In Proc. of IEEE DATE. 2006.
13. K. Cheng and A. Krishnakumar. Automatic Generation of Functional Vectors Using the Extended Finite State Machine Model. ACM Trans. on Design Automation of Electronic Systems, vol. 1(1):pp. 57-79, 1996.
14. G. Di Guglielmo, E Fummi, C. Marconcini, and G. Pravadelli. EFSM Manipulation to Increase High-Level ATPG Efficiency. In Proc. of IEEE ISQED. 2006.
15. D. Gajski, J. Zhu, and R. Domer. Essential Issue in Codesign. Thecnical report ICS-97-26, University of California, Irvine, 1997.
16. M. Borgatti, A. Capello, E Fummi, J.-L. Lambert, I. Moussa, G. Pravadelli, and U. Rossi. An Integrated Design and Verification Methodology for Reconfigurable Multimedia System. In IEEE DATE, pp. 266-271. 2005.
17. P.di Torino. ITC-99 Benchmarks, 1999. In http://www.cad.polito.it/ tools/itc99.html.