Reliable NoC architecture utilizing a robust rerouting algorithm

Proceedings of IEEE East-West Design and Test Symposium, EWDTS'08

Volumn , Issue , 2008, Pages 200-203

  Alaghi, Armin ^a   Sedghi, Mahshid ^a,b   Karimi, Naghmeh ^a   Fathy, Mahmood ^b   Navabi, Zainalabedin ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

^b IRAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION OVERHEADS; FAULTY LINKS; NOC ARCHITECTURES; NOC SWITCH; OFFLINE TEST; RECONFIGURABILITY; REROUTING ALGORITHMS; ROUTING PACKETS; SELF-RECONFIGURABLE; SYSTEM LEVELS; SYSTEM ON CHIP DESIGN;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DESIGN; FAULT TOLERANT COMPUTER SYSTEMS; MICROPROCESSOR CHIPS; QUALITY ASSURANCE;

FAULT TOLERANCE;

EID: 78049514751     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EWDTS.2008.5580142     Document Type: Conference Paper

References (19)

1. N. K. Kavaldjiev, "A run-time reconfigurable Networkon- Chip for streaming DSP applications," Ph.D. thesis, University of Twente, 2006.
2. P. P. Pande, G. De Micheli, C. Grecu, A. Ivanov, and R. Saleh, "Design, Synthesis, and Test of Networks on Chips," IEEE Trans. on Design and Test of Computers, Vol. 22, No. 5, 2005, pp. 404-413.
3. D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das, "Exploring Fault-Tolerant Network-on-Chip Architectures," Proc. Int. Conf. on Dependable Systems and Networks (DSN), 2006, pp. 93-104.
4. J. Raik, R. Ubar, and V. Govind, "Test Configurations for Diagnosing Faulty Links in NoC Switches," Proc. ETS, 2007, pp. 29 - 34.
5. C. Grecu, P. Pande, A. Ivanov, and R. Saleh, "BIST for Network-on-Chip Interconnect Infrastructures," Proc. VTS, 2006, pp. 30-35.
6. A. M. Amory, E. Briao, E. Cota1, M. Lubaszewski, and F. G. Moraes, "A Scalable Test Strategy for Network-on-Chip Routers," Proc. ITC, 2005.
7. C. Grecu, P. Pande, B. Wang, A. Ivanov, and R. Saleh, "Methodologies and Algorithm for Testing Switch-Based NoC Interconnects," Proc. DFT, 2005, pp. 238- 246.
8. J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan, and C. R. Das, "Design and Analysis of an NoC Architecture from Performance, Reliability and Energy Perspective," Proc. Symp. on Architecture for Networking and Communications Systems (ANCS), 2005, pp. 173-182.
9. P. Rantala, T. Lehtonen, J. Isoaho, and J. Plosila, "Fault-tolerant Routing Approach for Reconfigurable Networks-on-Chip," Proc. Int. Symp. on System-on- Chip, 2006, pp. 1-4.
10. N. Honarmand, A. Shahabi, and Z. Navabi, "A Heuristic Search Algorithm for Re-routing of On-Chip Networks in The Presence of Faulty Links and Switches," Proc. IEEE EWDTS, 2007, pp. 411-416.
11. F. Ghenassia (Ed.), Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems, Springer, 2005.
12. T. Dumitras, S. Kerner, and R. Marculescu," Towards onchip fault-tolerant communication," Proc. ASP-DAC, 2003, pp. 225-232.
13. M. Pirretti, G.M. Link, R.R. Brooks, N. Vijaykrishnan, M. Kandemir, and M.J. Irwin, "Fault Tolerant Algorithms for Network-On-Chip Interconnect," Proc. ISVLSI, 2004, pp. 46-51.
14. M. Ali, M. Welzl, and S. Hellebrand, "A Dynamic Routing Mechanism for Network on chip," Proc. NORCHIP Conf., 2005, pp. 70-73.
15. T. Wild, A. Herkersdorf, and R. Ohlendorf, "Performance Evaluation for System-on-Chip Architectures using Trace-based Transaction Level Simulation," Proc. DATE, 2006, pp. 1-6.
16. E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin, "An Asynchronous NOC Architecture Providing Low Latency Service and its Multi-level Design Framework," Proc. IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC), 2005, pp. 54-63.
17. J. Xi, and P. Zhong, "A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models," Proc. Int. Conf. on Computer Design (ICCD), 2006, pp. 383-388.
18. H. Lebreton, and P. Vivet, "Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture," Proc. IEEE Computer Society Annual Symp. on VLSI, 2008, pp. 463-466.
19. F. Refan, H. Alemzadeh, S. Safari, P. Prinetto, and Z. Navabi, "Reliability in Application Specific Mesh-Based NoC Architectures," Proc. IOLTS, 2008, pp. 207- 212.