Separatrices in high-dimensional state space: System-theoretical tangent computation and application to SRAM dynamic stability analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 567-572

  Zhang, Yong ^a   Li, Peng ^a   Huang, Garng M ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Dynamic stability; Separatrix; SRAM

Indexed keywords

CAD TOOL; CHARACTERIZATION METHODS; CYCLE TIME; DYNAMIC NOISE MARGINS; DYNAMIC STABILITY; DYNAMIC STABILITY ANALYSIS; EFFICIENT COMPUTATION; FAST METHODS; HIGH DIMENSIONAL SPACES; HIGH-DIMENSIONAL; PARASITICS; REFINEMENT METHODS; SEPARATRICES; SEPARATRIX; SRAM; SRAM DESIGN; STABILITY BOUNDARIES; STATE SPACE; STATIC NOISE MARGIN; THEORETICAL APPROACH; TRACING ALGORITHM;

ALGORITHMS; CAPACITANCE; COMPUTATIONAL EFFICIENCY; COMPUTER AIDED DESIGN; DYNAMIC ANALYSIS; LOGIC DESIGN; STABILITY;

STATIC RANDOM ACCESS STORAGE;

EID: 77956218610     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837414     Document Type: Conference Paper

References (19)

1. K. Chakraborty and P. Mazumder. Fault-Tolerance and Reliability Techniques for High-Density Random-Access Memories. Prentice Hall, 2002
2. International technology roadmap for semiconductors: Process integration, devices, and structures. 2007.
3. J. Lohstroh, E. Seevinck, and J. D. Groot. Worst-case static noise margin criteria for logic circuits and their mathematical equivalence. IEEE J. of Solid-State Circuits, sc-18(6):803-806,Dec. 1983.
4. E. Seevinck, F. J. List, and J. Lohstroh. Static-noise margin analysis of MOS SRAM cells. IEEE J. of Solid-State Circuits, sc-22(5):748-754, Oct. 1987.
5. A. J. Bhavnagarwala, X. Tang, and J. D. Meindl. The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J. of Solid-State Circuits, 36(4):658-665, Apr. 2001.
6. R. V. Joshi, S. Mukhopadhyay, D. W. Plass, Y. H. Chan, C. Chuang, and A. Devgan. Variability analysis for sub-100 nm PD/SOI CMOS SRAM cell. In European Solid-State Circuits Conf., Sept. 2004.
7. E. Grossar, M. Stucchi, K. Maex, and W. Dehaene. Read stability and write-ability analysis of SRAM cells of nanometer technologies. IEEE J. of Solid-State Circuits, 41(11):2577-2588, Nov. 2006.
8. S. Mukhopadhyay, H. Mahmoodi, and K. Roy. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled cmos. IEEE Trans. CAD, 24(12):1859-1880, Dec. 2005.
9. K. Agarwal and S. Nassif. Statistical analysis of SRAM cell stability. In IEEE/ACM Design Automation Conf., July 2006.
10. R. Kanj, R. Joshi, and S. Nassif. Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. In IEEE/ACM Design Automation Conf., July 2006.
11. A. Singhee and R. A. Rutenbar. Statistical blockade: A novel method for very fast Monte Carlo simulation for rare circuit events, and its application. In IEEE/ACM Design, Automation and Test in Europe Conf., Apr. 2007.
12. S. Srivastava and J. Roychowdhury. Rapid estimation of the probability of SRAM failure due to MOS threshold variations. In IEEE Custom Integrated Circuits Conf., Sept. 2007.
13. H. Pilo et al. An SRAM design in 65nm and 45nm technology nodes featuring read and write-assist circuits to expand operating voltage. In Symp. on VLSI Circuits, June 2006.
14. M. Khellah, Y. Ye, N. S. Kim, D. Somasekhar, G. Pandya, A. Farhang, K. Zhang, C. Webb, and V. De. Wordline & bitline pulsing schemes for improving SRAM cell stability in low-vcc 65nm CMOS designs. In Symp. on VLSI Circuits, June 2006.
15. W. Dong, P. Li, and G. M. Huang. Sram dynamic stability: Theory, variability and analysis. In IEEE/ACM Int. Conf. on CAD, Nov. 2008.
16. G. M. Huang, W. Dong, Y. Ho, and P. Li. Tracing SRAM separatrix for dynamic noise margin analysis under device mismatch. In IEEE Int. Behavioral Modeling and Simulation Conf., 2007.
17. J. Zaborszky, G. M. Huang, B. Zheng, and T. C. Leung. On the phase portrait of a class of large nonlinear dynamic systems such as the power system. IEEE Trans. Automatic Control, pages 4-15, Jan. 1988.
18. W. Dong and P. Li. Final-value odes: stable numerical integration and its application to parallel circuit analysis. In IEEE/ACM Int. Conf. on Computer-Aided Design, Nov. 2009.
19. S. Wiggins. Introduction to Applied Nonlinear Dynamical Systems and Chaos. Springer, 2003.