-
1
-
-
19944426947
-
A 130-nm triple-Vt 9-MB third-level on-die cache for the 1.7-GHz Itanium 2 processor
-
Jan.
-
J. Chang, et al., "A 130-nm triple-Vt 9-MB third-level on-die cache for the 1.7-GHz Itanium 2 processor," IEEE J. Solidstate Circuits, vol.40, no.1, pp. 195-203, Jan. 2005.
-
(2005)
IEEE J. Solidstate Circuits
, vol.40
, Issue.1
, pp. 195-203
-
-
Chang, J.1
-
2
-
-
28344455115
-
Measurement and characterization of 6T SRAM cell current
-
Taipei, Taiwan, Aug.
-
C.-H. Hsiao and D.-M. Kwai, "Measurement and characterization of 6T SRAM cell current," Int. Workshop Memory Technology, Design, and Testing, Taipei, Taiwan, pp. 140-145, Aug. 2005.
-
(2005)
Int. Workshop Memory Technology, Design, and Testing
, pp. 140-145
-
-
Hsiao, C.-H.1
Kwai, D.-M.2
-
3
-
-
0023437909
-
Static-noise margin analysis of MOS SRAM cells
-
Oct.
-
E. Seevinck, F. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol.SC-22, no.5, pp. 748-754, Oct. 1987.
-
(1987)
IEEE J. Solid-State Circuits
, vol.SC-22
, Issue.5
, pp. 748-754
-
-
Seevinck, E.1
List, F.2
Lohstroh, J.3
-
4
-
-
0035308547
-
The impact of intrinsic device fluctuations on CMOS SRAM cell stability
-
April.
-
A. Bhavnagarwala, T. Xinghai, and J. Meindl, "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," IEEE JSSC., vol.36, no.4, pp. 658-665, April. 2001.
-
(2001)
IEEE JSSC.
, vol.36
, Issue.4
, pp. 658-665
-
-
Bhavnagarwala, A.1
Xinghai, T.2
Meindl, J.3
-
5
-
-
55649099059
-
Fast characterization of threshold voltage fluctuation in MOS devices
-
Nov.
-
K. Agarwal et al., "Fast Characterization of Threshold Voltage Fluctuation in MOS Devices", IEEE SMT, vol.21, No.4, Nov. 2008.
-
(2008)
IEEE SMT
, vol.21
, Issue.4
-
-
Agarwal, K.1
-
6
-
-
13344278097
-
Design and use of memory-specific test structures to ensure SRAM yield and manufacturability
-
August.
-
F. Duan, et al., "Design and use of memory-specific test structures to ensure SRAM yield and manufacturability," Proc. ISQED, pp. 3288-3294, August. 2003.
-
(2003)
Proc. ISQED
, pp. 3288-3294
-
-
Duan, F.1
-
7
-
-
0028548950
-
Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's
-
T. Mizuno, J.-I. Okamura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's," IEEE Trans. Electron Devices, vol.41, pp. 2216-2221, 1994.
-
(1994)
IEEE Trans. Electron Devices
, vol.41
, pp. 2216-2221
-
-
Mizuno, T.1
Okamura, J.-I.2
Toriumi, A.3
-
8
-
-
34548834449
-
A new combined methodology for write-margin extraction of advanced SRAM
-
Mar.
-
N. Gierczynski, B. Borot, N. Planes and H. Brut, "A new combined methodology for write-margin extraction of advanced SRAM," IEEE Int. Conf. on Microelectronic Test Structures, pp. 97-100, Mar. 2007.
-
(2007)
IEEE Int. Conf. on Microelectronic Test Structures
, pp. 97-100
-
-
Gierczynski, N.1
Borot, B.2
Planes, N.3
Brut, H.4
-
9
-
-
18144414722
-
A design for test technique for parametric analysis of SRAM: On-die low yield analysis
-
Feb.
-
B. Mauck, V. Ravichandran, and U. Mughal, "A design for test technique for parametric analysis of SRAM: On-die low yield analysis," Int. Test Conf., pp. 105-113, Feb. 2004.
-
(2004)
Int. Test Conf.
, pp. 105-113
-
-
Mauck, B.1
Ravichandran, V.2
Mughal, U.3
-
10
-
-
58849108228
-
The impact of total ionizing dose on unhardened SRAM cell margins
-
Dec.
-
X. Yao, et al., "The impact of total ionizing dose on unhardened SRAM cell margins," IEEE Transactions on Nuclear Science, vol.55, no.6, pp. 3280-3287, Dec. 2008.
-
(2008)
IEEE Transactions on Nuclear Science
, vol.55
, Issue.6
, pp. 3280-3287
-
-
Yao, X.1
-
11
-
-
39749158643
-
Redefinition of write margin for nextgeneration SRAM and write-margin monitoring circuit
-
Feb.
-
K. Takeda, et al, "Redefinition of write margin for nextgeneration SRAM and write-margin monitoring circuit," ISSCC, pp. 630-631, Feb. 2006.
-
(2006)
ISSCC
, pp. 630-631
-
-
Takeda, K.1
-
12
-
-
33750815896
-
Read stability and write-ability analysis of SRAM cells for nanometer technologies
-
Nov.
-
E. Grossar, M. Stucchi, K. Maex and W. Dehaene, "Read stability and write-ability analysis of SRAM cells for nanometer technologies," IEEE JSSC, vol.41, no.11, pp. 2577-2587, Nov. 2006.
-
(2006)
IEEE JSSC
, vol.41
, Issue.11
, pp. 2577-2587
-
-
Grossar, E.1
Stucchi, M.2
Maex, K.3
Dehaene, W.4
-
13
-
-
0003939345
-
-
ch.14, IEEE Press, Piscataway, NJ
-
A. Chandrakasan, W. J. Bowhill, and F. Fox, Design of High Performance Microprocessor Circuits, ch.14, pp. 363-366, IEEE Press, Piscataway, NJ, 2001.
-
(2001)
Design of High Performance Microprocessor Circuits
, pp. 363-366
-
-
Chandrakasan, A.1
Bowhill, W.J.2
Fox, F.3
-
14
-
-
33746324762
-
Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS
-
Sept.
-
B.H.Calhoun and A.Chandrakasan, "Analyzing Static Noise Margin for Sub-threshold SRAM in 65nm CMOS," Proc. ESSCIRC. pp 363-366, Sept. 2005.
-
(2005)
Proc. ESSCIRC
, pp. 363-366
-
-
Calhoun, B.H.1
Chandrakasan, A.2
-
15
-
-
33748535403
-
High-performance CMOS variability in the 65-nm regime and beyond
-
July
-
K. Bernstein, D. Frank, A. Gattiker, "High-performance CMOS variability in the 65-nm regime and beyond", IBM J. Res. Develop. vol. 50, no. 4/5 ,pp 433-449,July. 2006.
-
(2006)
IBM J. Res. Develop.
, vol.50
, Issue.4-5
, pp. 433-449
-
-
Bernstein, K.1
Frank, D.2
Gattiker, A.3
-
16
-
-
34547210880
-
Statistical analysis of SRAM cell stability
-
July.
-
K.Agarwal,S.R. Nassif, "Statistical analysis of SRAM cell stability," Proc. IEEE/ACM DAC, pp. 57-62,July. 2006.
-
(2006)
Proc. IEEE/ACM DAC
, pp. 57-62
-
-
Agarwal, K.1
Nassif, S.R.2
-
17
-
-
54949108519
-
SRAM cell static noise margin and Vmin sensitivity to transistor degradation
-
Dec.
-
A.T.Krishnan, et al. "SRAM cell static noise margin and Vmin sensitivity to transistor degradation," Proc of IEDM, pp. 1 - 4 Dec. 2006
-
(2006)
Proc of IEDM
, pp. 1-4
-
-
Krishnan, A.T.1
-
18
-
-
19944430414
-
The design, analysis, and development of highly manufacturable 6T SRAM bitcells for SoC applications
-
Feb.
-
R. Venkatraman, et al., "The design, analysis, and development of highly manufacturable 6T SRAM bitcells for SoC applications," IEEE Transactions on Electron Devices, vol.52, no.2, pp. 218-226, Feb. 2005
-
(2005)
IEEE Transactions on Electron Devices
, vol.52
, Issue.2
, pp. 218-226
-
-
Venkatraman, R.1
|