Temperature-aware integrated DVFS and power gating for executing tasks with runtime distribution

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 29, Issue 9, 2010, Pages 1381-1394

  Kang, Kyungsu ^a   Kim, Jungsoo ^a   Yoo, Sungjoo ^b   Kyung, Chong Min ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

Dynamic voltage and frequency scaling (DVFS); energy minimization; hard real time; power gating (PG); runtime distribution

Indexed keywords

DYNAMIC VOLTAGE AND FREQUENCY SCALING; ENERGY MINIMIZATION; HARD REAL-TIME; POWER GATINGS; RUNTIME DISTRIBUTIONS;

BINS; COOLING; ENERGY UTILIZATION; OPTIMIZATION;

PROBABILITY DISTRIBUTIONS;

EID: 77956040598     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2010.2059290     Document Type: Article

References (34)

1. Intel Homepage [Online]. Available: http://www.intel.com/products/ processor/core2duo/mobile/specifications.htm
2. Semiconductor Research Corporation. 2005 Packing Thrust Strategic Needs [Online]. Available: http://www.src.org/
3. W. P. Liao, L. He, and K. M. Lepak, "Temperature and supply voltage aware performance and power modeling at micro-architecture level," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.24, no.7, pp. 1042-1053, Jul. 2005.
4. Google Data Center [Online]. Available: http://www.datacenterknowledge. com/
5. A. Kumar, L. Shang, L.-S. Peh, and N. K. Jha, "HybDTM: A coordinated hardware-software approach for dynamic thermal management," in Proc. DAC, 2006, pp. 548-553.
6. R. Rao, S. Vrudhula, C. Chakrabarti, and N. Chang, "An optimal analytical solution for processor speed control with thermal constraints," in Proc. ISLPED, 2006, pp. 292-297.
7. J. Yang, X. Zhou, M. Chrobak, Y. Zhang, and L. Jin, "Dynamic thermal management through task scheduling," in Proc. Int. Symp. ISPASS, 2008, pp. 191-201.
8. A. Coskun, T. Rosing, and K. Whisnant, "Temperature aware task scheduling in MPSoCs," in Proc. DATE, 2007, pp. 1659-1664.
9. M. Bao, A. Andrei, P. Eles, and Z. Peng, "Temperature-aware voltage selection for energy minimization," in Proc. DATE, 2008, pp. 1083-1086.
10. S. Zhang and K. S. Chatha, "System-level thermal aware design of applications with uncertain execution times," in Proc. ICCAD, 2008, pp. 242-249.
11. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, and D. Tarjan, "Temperature-aware microarchitecture: Modeling and implementation," ACM Trans. Architect. Code Optim., vol.1, no.1, pp. 94-125, Mar. 2004.
12. Y. Han, I. Koren, and C. M. Krishna, "Temptor: A lightweight runtime temperature monitoring tool using performance counters," in Proc. 3rd Workshop TACS, Held Conjunct. ISCA-33, 2006.
13. A. Kumar, L. Shang, L.-S. Peh, and N. K. Jha, "System-level dynamic thermal management for high-performance microprocessors," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.27, no.1, pp. 96-108, Jan. 2008.
14. L. Yuan, S. Leventhal, and G. Qu, "Temperature-aware leakage minimization technique for real-time systems," in Proc. ICCAD, 2006, pp. 761-764.
15. Y. Liu, H. Yang, R. P. Dick, H. Wang, and L. Shang, "Thermal vs. energy optimization for DVFS-enabled processors in embedded systems," in Proc. Int. Symp. ISQED, 2007, pp. 204-209.
16. L. Yuan and G. Qu, "ALT-DVFS: Dynamic voltage scaling with awareness of leakage and temperature for real-time systems," in Proc. AHS, 2007, pp. 660-670.
17. S. Hong, S. Yoo, B. Bin, K.-M. Choi, S.-K. Eo, and T. Kim, "Dynamic voltage scaling of supply and body bias exploiting software runtime distribution," in Proc. DATE, 2008, pp. 242-247.
18. J. Kim, S. Yoo, and C.-M. Kyung, "Program phase and runtime distribution-aware online DVFS for combined Vdd/Vbb scaling," in Proc. DATE, 2009, pp. 417-422.
19. J. R. Lorch and A. J. Smith, "Improving dynamic voltage scaling algorithm with PACE," ACM SIGMETRICS Perform. Eval. Rev., vol.29, no.1, pp. 50-61, Jun. 2001.
20. S. Krantz, S. Kress, and R. Kress, Jensen's Inequality. Cambridge, MA: Birkhauser, 1999.
21. V. George, S. Jahagirdar, C. Tong, K. Smits, S. Damaraju, S. Siers, V. Naydenov, T. Khondker, S. Sarkar, and P. Singh, "Penryn: 45-nm next generation Intel Core 2 processor," in Proc. ASSCC, 2007, pp. 14-17.
22. K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau, C. H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz, B. Mclntyre, P. Moon, J. Neirynck, S. Pae, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S. Williams, and K. Zawadzki, "A 45 nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging," in Proc. IEDM, 2007, pp. 247-250.
23. Intel. (2009 Mar.). "Intel Core2 solo mobile processor and Intel Core2 extreme mobile processor on 45-nm process datasheet" [Online]. Available: http://www.intel.com/
24. H. Kim, H. Hong, H.-S. Kim, J.-H. Ahn, and S. Kang, "Total energy minimization of real-time tasks in an on-chip multiprocessor using dynamic voltage scaling efficiency metric," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.27, no.11, pp. 2088-2092, Nov. 2008.
25. PAPI [Online]. Available: http://icl.cs.utk.deu/papi
26. J. Bikker. "Raytracing: Theory & implementation" [Online]. Available: http://www.devmaster.net/articles/raytracing?series/part7.php
27. JEDEC. 2006 Failure Mechanisms and Models for Semiconductor Devices [Online]. Available: http://www.jedec.org
28. G. Corliss, "Which root does the bisection algorithm find?" SIAM Rev., vol.19, no.2, pp. 325-327, 1977.
29. N. Bansal and K. Pruhs, "Speed scaling to manage temperature," in Proc. STACS, 2005, pp. 460-471.
30. J.-J. Chen, C.-M. Hung, and T.-W. Kuo, "On the minimization of the instantaneous temperature for periodic real-time tasks," in Proc. RTAS, 2007, pp. 236-248.
31. A. K. Coskun, T. T. Rosing, K. A. Whisnant, and K. C. Gross, "Static and dynamic temperature-aware scheduling for multiprocessor SoCs," IEEE Trans. Very Large Scale Integr. Syst., vol.16, no.9, pp. 1127- 1140, Sep. 2008.
32. J. Srinivasan and S. V. Adve, "Predictive dynamic thermal management for multimedia applications," in Proc. ICS, 2003. pp. 109-120.
33. W. Lee, K. Patel, and M. Pedram, "GOP-level dynamic thermal management in MPEG-2 decoding," IEEE Trans. Very Large Scale Integr. Syst., vol.16, no.6, pp. 662-672, Jun. 2008.
34. J. S. Lee, K. Skadron, and S. W. Chung, "Predictive temperature-aware DVFS," IEEE Trans. Comput., vol.59, no.1, pp. 127-133, Jan. 2010.