Multi-objective optimization to improve both thermal and device performance of a nonuniformly powered micro-architecture

Journal of Electronic Packaging

Volumn 132, Issue 2, 2010, Pages 0210081-0210088

  Karajgikar, Saket ^a   Agonafer, Dereje ^a   Ghose, Kanad ^b   Sammakia, Bahgat ^b   Amon, Cristina ^c   Refai Ahmed, Gamal ^d  

^a UNIVERSITY OF TEXAS AT ARLINGTON   (United States)

^b BINGHAMTON UNIVERSITY   (United States)

^c UNIVERSITY OF TORONTO   (Canada)

^d ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; CLOCKS; DELAY CIRCUITS; INTEGRATED CIRCUIT DESIGN; MEMORY ARCHITECTURE; MULTIOBJECTIVE OPTIMIZATION;

CLOCK SPEED; COMPUTER PERFORMANCE; FUNCTIONAL UNITS; JUNCTION TEMPERATURES; MULTI-OBJECTIVES OPTIMIZATION; PENTIUM; PERFORMANCE; PERFORMANCE LOSS; POWER; THERMAL DESIGNS;

JUNCTION TEMPERATURE;

EID: 77955539303     PISSN: 10437398     EISSN: 15289044     Source Type: Journal    
DOI: 10.1115/1.4001852     Document Type: Article

References (23)

1. Borkar, S., 1999, "Design Challenges of Technology Scaling", IEEE MICRO, 19 (4), pp. 23-29.
2. Mahajan, R., Oct. 2002, "Thermal Management of CPUs: A Perspective on Trends, Needs and Opportunities", Keynote presentation at the Eighth International Workshop on Thermal Investigations of ICs and Systems SIA.
3. 2005, International Technology Roadmap for Semiconductors.
4. Mahajan, R., Chiu, C.-P., and Chrysler, G., 2006, "Cooling a Microprocessor Chip", Proc. IEEE, 94 (8), pp. 1476-1486.
5. Zhiping, Y., Yergeau, D., Dutton, R., Nakagawa, S., and Deeney, J., 2006, "Fast Placement-Dependent Full Chip Thermal Simulation", Proceedings of the International Symposium on VLSI Technology, Systems and Applications, Taipei, Taiwan, pp. 249-552.
6. Goh, T., Seetharamu, K., Quadir, G., and Zainal, Z., 2002, "Thermal Methodology for Evaluating the Performance of Microelectronic Devices With Non-Uniform Power Dissipation", 52nd Electronic Components and Technology Conference, San Diego, CA, pp. 1181-1186.
7. Gektin, V., Zhang, R., Vogel, M., Xu, G., and Lee, M., 2004, "Substantiation of Numerical Analysis Methodology for CPU Package With Non-Uniform Heat Dissipation and Heat Sink With Simplified Fin Modeling", 9th Intersociety Conference on Thermal and Thermo-mechanical Phenomena in Electronic Systems, ITHERM 2004, pp. 537-542.
8. Sikka, K., 2005, "An Analytical Temperature Prediction Method for Chip Power Map", Semiconductor Thermal Management and Management Symposium, pp. 161-166.
9. June, M., and Sikka, K., 2002, "Using Cap-Integral Standoffs to Reduce Chip Hot-Spot Temperature in Electronic Packages", 8th Intersociety Conference on Thermal and Thermo-mechanical Phenomena in Electronic Systems, ITHERM 2002, pp. 173-178.
10. Skadron, K., Stan, M., Huang. W., Velusamy, S., Sankaranarayanan, K., and Tarjan, D., 2003, "Temperature-Aware Microarchitecture", Proceedings of the 30th International Symposium on Computer Architecture, pp. 2-13.
11. Kaisare, A., Agonafer, D., Haji-Sheikh, A., Chrysler, G., and Mahajan, R., 2005, "Thermal Based Optimization of Functional Block Distribution in a Non-Uniformly Powered Die", InterPACK 2005, San Francisco, CA, pp. 675-682.
12. Kaisare, A., Agonafer, D., Chrysler, G., and Mahajan, R., 2006, "Design Rule for Minimizing Thermal Resistance in a Non-Uniformly Powered Microprocessors", Semi-Therm, Dallas, TX, pp. 108-115.
13. Karajgikar, S., Agonafer, D., Ghose, K., Sammakia, B., Amon. C., and Refai-Ahmed, G., 2009, "Development of Numerical Model for Non-Uniformly Powered Die to Improve Both Thermal and Device Clock Performance", InterPACK, San Francisco, CA.
14. Wu, W., Jin, L., Yang, J., Liu, P., and Tan, S. X.-D., 2006, "A Systematic Method for Functional Unit Power Estimation in Microprocessors", Design Automation Conference, 43rd ACM/IEEE, pp. 554-557.
15. Source: Dr. Kanad Ghose, SUNY Binghamton.
16. Zeng, H., Yourst, M., Ghose, K., and Ponomarev, D., 2009, "MPTLsim: A Cycle-Accurate, Full-System Simulator for x86-64 Multicore Architectures With Coherent Caches", ACM SIGARCH Computer Architecture News, 37 (2), pp. 1-9.
17. 2005, "Moore's Law Turns 40", http://i.i.com.com/cnwk.1d/i/ne/ p/photo/pentium4-500x568.jpg, www.cnet.news.com
18. Marr, D., Binns. F., Hill, D., Hinton, G., Koufaty, D., Miller, J., and Upton, J., 2002, "Hyper-Threading Technology Architecture and Microarchitecture", Intel Technol. J., 6 (1), pp. 4-15.
19. Boggs, D., Baktha, A., Hawkins, J., Marr, D., Miller, J., Roussel, P., Singhal, R., Toll, B., and Venkatraman, K., 2004, "The Microarchitecture of the Intel Pentium 4 Processor on 90 nm Technology", Intel Technol. J., 8 (1), pp. 1-18.
20. Hennessy, J., and Patterson, D., 1997, Computer Organization and Design-The Hardware/Software Interface, 2nd ed., Morgan Kaufmann, San Francisco, CA.
21. ansys icepak, Ver. 4.4.8.
22. Source: Intel Pentium 4 Processors for Embedded Computing Specifications.
23. Bar-Cohen, A., Kraus, A., and Davidson, S., 1983, "Thermal Frontiers in the Design and Packaging of Microelectronic Equipment", Mech. Eng. (Am. Soc. Mech. Eng.), 105 (6), pp. 53-59.