Synthesis of reversible circuits: With no ancilla bits for large reversible functions specified with bit equations

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2010, Pages 39-45

  Alhagi, Nouraddin ^a   Hawash, Maher ^a   Perkowski, Marek ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANCILLA; BINARY CIRCUITS; GATE COUNT; LOGIC EQUATIONS; MINTERM; MULTI-PASS; MULTIPLE PASS; OPTIMAL CIRCUIT; OPTIMAL SOLUTIONS; QUANTUM COSTS; REED-MULLER; REVERSIBLE CIRCUITS; SYNTHESIS PROCESS; TRUTH TABLES;

ALGORITHMS; DATA STRUCTURES; MANY VALUED LOGICS; OPTIMIZATION; WAVELET TRANSFORMS;

LOGIC CIRCUITS;

EID: 77955325951     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2010.16     Document Type: Conference Paper

References (33)

1. A. Agrawal, and N.K. Jha, Synthesis of reversible logic, Proc. DATE, Paris, France, Febr. 2004, pp. 1530-1591
2. N. Alhagi, A Synthesis Method to Synthesize Reversible Functions using Arbitrary Gates and Relational Specification, Ph.D. Thesis, PSU, 2010.
3. J. Donald and N.K. Jha, Reversible Logic Synthesis with Fredkin and Peres Gates, ACM Journal on Emerging Technologies in Computing Systems, Vol. 4, No. 1, Article 2, March 2008.
4. G. W. Dueck and D. Maslov, "Reversible Function Synthesis with Minimum Garbage Outputs," 6th International Symposium on Representations and Methodology of Future Computing Technologies (RM), Trier, Germany, March 2003, pp. 154-161.
5. D. Große, X. Chen, and R. Drechsler, Exact Toffoli network synthesis of reversible logic using boolean satisfiability, Proc. IEEE Dallas/CAS Workshop, pp. 51-54, 2006.
6. D. Große, R. Wille, G.W. Dueck, and R. Drechsler. Exact multiple control toffoli network synthesis with SAT techniques. IEEE Trans. on CAD, 28(5):703-715, 2009.
7. P. Gupta, A. Agrawal, and N. Jha. An algorithm for synthesis of reversible logic circuits. IEEE Trans. on CAD, 25(11):pp. 2317-2330, 2006.
8. J. Hu G-S Ma, G. Feng, Efficient Algorithm for Positive-polarity Reed-muller Expansions of reversible circuits, Proc. 18th Intern. Conf. on Microelectronics (ICM) 2006, pp. 63-66.
9. J. Donald and N. K. Jha, "Reversible logic synthesis with Fredkin and Peres gates," ACM Journal of Emerging Technologies in Computing Systems, Vol.4, issue 1, Mar. 2008.
10. P. Kerntopf, A new heuristic algorithm for reversible logic synthesis, Proc. DAC, pp. 834-837, June 2004.
11. A. Khlopotine, M. Perkowski, and P. Kerntopf, Reversible logic synthesis by gate composition, Proc. IWLS 2002, pp. 261 - 266.
12. M. Kumar, B. Year, N. Metzger, Y. Wang, and M. Perkowski, Realization of Incompletely Specified Functions in Minimized Reversible Circuits, Proc. RM 2007.
13. M. Kumar, Realization of Incompletely Specified Reversible Functions MS. Thesis. PSU. 2008.
14. D. Maslov and G. Dueck, Improved quantum cost for k-bit Toffoli gates, IEE Electron. Lett., vol. 39, no. 25, pp. 1790-1791, Dec. 2003.
15. D. Maslov and G. W. Dueck, Garbage in reversible design of multiple output functions, in Proc. 6th Int. Symp. Representations and Methodology of Future Computing Technologies, Mar. 2003, pp. 162-170.
16. D. Maslov, Reversible Logic Synthesis, PhD dissertation, 2003.
17. D. Maslov and G.W. Dueck, Reversible cascades with minimal garbage, IEEE Transactions on CAD, 23(11): pp. 497-1509, November 2004.
18. D. Maslov, G.W. Dueck, and D.M. Miller, Techniques for the Synthesis of Reversible Toffoli Networks, ACM Transactions on Design Automation of Electronic Systems, Vol. 12, No. 4, Article 42, Sept. 2007.
19. D. Maslov, G.W. Dueck, D. M. Miller, and C. Negrevergne, Quantum Circuit Simplification and Level Compaction, IEEE Trans. on CAD, Vol. 27, No. 3, March 2008, pp 436-444.
20. D. Maslov, Web Page: http://webhome.cs.uvic.ca/~dmaslov/
21. D. M. Miller and G.W. Dueck, Spectral Techniques for Reversible Logic Synthesis, Proc. RM 2003, pp. 56-62.
22. D. M. Miller, D. Maslov and G. W. Dueck, A Transformation Based Algorithm for Reversible Logic Synthesis, Proc. DAC, Anaheim, pp. 318-323, June 2003.
23. A. Mishchenko and M. Perkowski, Fast Heuristic Minimization of Exclusive Sum-of-Products, Proc. Reed-Muller Workshop, 2001, Starkville, Mississippi, pp. 242-250.
24. A. Mishchenko and M. Perkowski, "Logic Synthesis of Reversible Wave Cascades", Proc. IEEE/ACM IWLS, June 4-7, 2002, pp. 197 - 202.
25. M. Mohamadi, and M. Eshghi, Heuristic methods to use don't cares in automated design of reversible and quantum logic circuits. Quantum Inf. Process. J. 7(4), pp. 175-192, 2008.
26. Ch. Stedman, B. Yen and M. Perkowski, Synthesis of Reversible Circuits with Small Ancilla Bits for Large Irreversible Incompletely Specified Multi-Output Boolean Functions, Proc. 14th International Workshop on Post-Binary ULSI Systems, May 18, 2005, Calgary, Canada.
27. J. E. Rice K. B. Fazel, M.A. Thornton, and K. B. Kent Toffoli Gate Cascade Generation Using ESOP Minimization and QMDD-based Swapping. Proc. RM, May 23-24, 2009, pp. 63-72.
28. M. Saeedi, M. Sedighi, M. S. Zamani, A Novel Synthesis Algorithm for Reversible Circuits, Proc. ICCAD, San Jose, California, pp. 65-68. 2007.
29. M. Saeedi, M. Sedighi, M. Saheb Zamani, A New Methodology for Quantum Circuit Synthesis: CNOT-Based Circuits as an Example," Proc. IWLS, 2007. Paradise Point Resort and Spa, San Diego, CA, USA, May 30-June 1.
30. M. Saeedi, M. S. Zamani, M. Sedighi, On the Behavior of Substitution-Based Reversible Circuit Synthesis Algorithms: Investigation and Improvement," Proc. ISVLSI, 9-11 March 2007, pp. 428-436.
31. th ISMVL, pp. 220-225. Dallas, TX, USA, 2008. http://www.revlib.org.
32. R. Wille, R. Drechsler, BDD-based Synthesis of Reversible Logic for Large Functions. Proc. DAC, pp. 270-275. San Francisco, California
33. R. Wille, M. Saeedi, R. Drechsler, Synthesis of Reversible Functions Beyond Gate Count and Quantum Cost. IWLS 2009.