A high-performance unified-field reconfigurable cryptographic processor

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 18, Issue 8, 2010, Pages 1145-1158

  Chen, Jun Hong ^a   Shieh, Ming Der ^a   Lin, Wen Ching ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

Cryptographic processor; elliptic curve cryptography (ECC); finite field arithmetic (FFA); reconfigurable architecture; Rivest Shamir Adleman (RSA) cryptosystem

Indexed keywords

CRYPTOSYSTEMS; ELLIPTIC CURVE CRYPTOGRAPHY; FINITE FIELD ARITHMETIC; RECONFIGURABLE ARCHITECTURE; RIVEST-SHAMIR-ADLEMAN;

ALGORITHMS; COMPUTER ARCHITECTURE; GEOMETRY; NANOTECHNOLOGY; SECURITY OF DATA; SERVERS;

CRYPTOGRAPHY;

EID: 77955172157     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2009.2020397     Document Type: Article

References (44)

1. Federal Information Processing Standards Publication 197, "Advanced Encryption Standard (AES)," 2001.
2. U. S. Department of Commerce, Washington, DC, "National Encryption Standard," 1988.
3. B. Schneier, Applied Cryptography: Protocols, Algorithms, and Source Code in C, 2nd ed. New York: Wiley, 1996.
4. A. J. Menezes, P. C. van Oorschot, and S. A. Vanstone, Handbook of Applied Cryptography. Boca Raton, FL: CRC Press, 1997.
5. IEEE Standard Specifications for Public-Key Cryptography, IEEE Std 1363-2000, 2000.
6. R. Rivest, A. Shamir, and L. Adleman, "A method for obtaining digital signatures and public-key cryptosystems," Commun. ACM, vol.21, pp. 120-126, Feb. 1978.
7. W. Diffie and M. E. Hellman, "New directions in cryptography," IEEE Trans. Inf. Theory, vol.IT-22, no.6, pp. 644-654, Nov. 1976.
8. Certicom Research, "SEC 2: Recommended elliptic curve domain parameters," Standards for Efficient Cryptography, 2000. [Online]. Available: www.secg.org/collateral/sec2-final.pdf
9. N. Koblitz, "Elliptic curve cryptosystems," Proc. Math. Computation, vol.48, pp. 203-209, 1987.
10. V. S. Miller, "Use of elliptic curve in cryptography," Proc. Adv. Cryptology (Crypto), ser. LNCS, vol.218, pp. 417-426, 1986.
11. J. Goodman and A. P. Chandrakasan, "An energy-efficient reconfigurable public-key cryptography processor," IEEE J. Solid-State Circuits, vol.36, no.11, pp. 1808-1820, Nov. 2001.
12. Y. Eslami, A. Sheikholeslami, P. G. Gulak, S. Masui, and K. Mukaida, "An area-efficient universal cryptography processor for smart cards," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.14, no.1, pp. 43-56, Jan. 2006.
13. P. H. W. Leong and I. K. H. Leung, "A microcoded elliptic curve processor using FPGA technology," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.10, no.10, pp. 550-559, Oct. 2002.
14. A. Satoh and K. Takano, "A scalable dual-field elliptic curve cryptographic processor," IEEE Trans. Comput., vol.52, no.4, pp. 449-460, Apr. 2003.
15. M. C. Sun, C. P. Su, C. T. Huang, and C. W.Wu, "Design of a scalable RSA and ECC crypto-processor," in Proc. IEEE Asia South Pacific Design Autom. Conf., Jan. 2003, pp. 495-498.
16. n)," IEEE Trans. Comput., vol.56, no.9, pp. 1269-1282, Sep. 2007.
17. C. O'Rourke and B. Sunar, "Achieving NTRU with Montgomery multiplication," IEEE Trans. Comput., vol.52, no.4, pp. 440-448, Apr. 2003.
18. X. Zeng, C. Chen, and Q. Zhang, "A reconfigurable public-key cryptography coprocessor," in Proc. IEEE Asia Pacific Conf. Adv. Syst. Integr. Circuits, Aug. 2004, pp. 172-175.
19. Y. Wang, J. Leiwo, and T. Srikanthan, "A unified architecture for crypto-processing in embedded systems," in Proc. IEEE Conf. Embedded Softw. Syst., Dec. 2005, pp. 1-7.
20. N. Smyth, M. McLoone, and J. V. McCanny, "An adaptable and scalable asymmetric cryptographic processor," in Proc. IEEE Int. Conf. Appl.-Specific Syst. Arch. Processors, 2006, pp. 341-346.
21. N. Mentens, K. Sakiyama, L. Batina, B. Preneel, and I. Verbauwhede, "A side-channel attack resistant programmable pkc coprocessor for embedded applications," in Proc. IEEE Int. Symp. Syst., Arch., Model. Simulation, 2007, pp. 194-200.
22. W. N. Chelton and M. Benaissa, "Fast elliptic curve cryptography on FPGA," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.16, no.2, pp. 198-205, Feb. 2008.
23. m)," in Proc. Cryptographic Hardw. Embedded Syst. (CHES), 2004, pp. 133-147.
24. S. B. Wicker, Error Control Systems for Digital Communication and Storage. Englewood Cliffs, NJ: Prentice-Hall, 1995.
25. m)," in Proc. Cryptographic Hardw. Embedded Syst. (CHES), 2001, pp. 202-219.
26. m)," in Proc. Cryptographic Hardw. Embedded Syst. (CHES), 2002, pp. 500-514.
27. m)," Proc. Cryptographic Hardw. Embedded Syst. (CHES), pp. 277-292, 2000.
28. m)," IEEE Trans. Comput., vol.53, no.3, pp. 375-380, Mar. 2004.
29. J. H. Chen, H. S. Wu, M. D. Shieh, and W. C. Lin, "A new Montgomery modular multiplication algorithm and its VLSI design for RSA cryptosystem," in Proc. IEEE Int. Symp. Circuits Syst., May 2007, pp. 3780-3783.
30. m)," in Proc. IEEE Region 10 Conf. TENCON, Oct. 2007, pp. 1-4.
31. M. D. Shieh, J. H. Chen, H. S. Wu, and W. C. Lin, "A new modular exponentiation architecture for efficient design of RSA cryptosystem," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.16, no.9, pp. 1151-1161, Sep. 2008.
32. P. L. Montgomery, "Modular multiplication without trial division," Math. Comput., vol.44, no.170, pp. 519-521, Apr. 1985.
33. C. McIvor, M. McLoone, and J. V. McCanny, "Modified Montgomery modular multiplication and RSA exponentiation techniques," IEE Proc.-Comp. Digit. Tech., vol.151, no.6, pp. 402-408, Nov. 2004.
34. C. C. Yang, T. S. Chang, and C. W. Jen, "A new RSA cryptosystem hardware design based on Montgomery's algorithm," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.45, no.7, pp. 908-913, Jul. 1998.
35. D. E. Knuth, Seminumerical Algorithms, the Art of Computer Programming. Reading, MA: Addison-Wesley, 1981, vol.2.
36. n)," Proc. Sel. Areas Cryptography, pp. 201-212, 1999.
37. m) without precomputation," in Proc. Cryptographic Hardw. Embedded Syst. (CHES), 1999, pp. 316-327.
38. m)," IEEE Trans. Computers, vol.54, no.3, pp. 370-380, Mar. 2005.
39. m)," IEEE Trans. Computers, vol.52, no.11, pp. 1514-1519, Nov. 2003.
40. m)," IEEE Trans. Comput., vol.42, no.8, pp. 1010-1015, Aug. 1993.
41. J. Stein, "Computational problems associated with racah algebra," J. Comput. Phys., vol.1, pp. 397-405, 1967.
42. W. W. Peterson and E. J. Weldon, Error-Correcting Codes. Cambridge, MA: MIT Press, 1972.
43. H. Wu, "Bit-parallel finite field multiplier and squarer using polynomial basis," IEEE Trans. Comput., vol.51, no.7, pp. 750-758, Jul. 2002.
44. A. F. TencaC and K. Koc, "A scalable architecture for modular multiplication based on Montgomery's algorithm," IEEE Trans. Comput., vol.52, no.9, pp. 1215-1221, Sep. 2003.