A unified architecture for crypto-processing in embedded systems

ICESS 2005 - Second International Conference on Embedded Software and Systems

Volumn 2005, Issue , 2005, Pages 37-43

  Wang, Yi ^a   Leiwo, Jussipekka ^a   Srikanthan, Thambipillai ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; PROGRAM PROCESSORS; SECURITY OF DATA; STORAGE ALLOCATION (COMPUTER);

CRYPTO PROCESSOR; SECURE EMBEDDED SYSTEM;

PUBLIC KEY CRYPTOGRAPHY;

EID: 33847720353     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICESS.2005.14     Document Type: Conference Paper

References (21)

1. IBM PCI cryptographic coprocessor, May 2002. General Information Manual.
2. Security & Chip card ICs SLE88CFX4000P, October 2004. short product information.
3. T. Blum and C. Paar. Brief contributions: high-radix Montgomery modular exponentiation on reconfigurable hardware. IEEE Transactions on Computers, 50(7):759-764, July 2001.
4. A. Cilardo, A. Mazzeo, N. Mazzocca, and L. Romano. A novel unified architecture for public-key cryptography. Proceeding of Design, Automation and Test in Europe Conference and Exhibition(DATE'05), pages 52-57, March 2005.
5. J. Goodman and A. P. Chandrakasan. An energy-efficient reconfigurable public-key cryptography processor. IEEE Journal of Solid-State Circuit, 36(11):1808-1820, November 2001.
6. H. W. Kim and S. Lee. Design and implementation of a private and public key crypto processor and its application to a security system. IEEE Transactions on Consumer Electronics, 50(1):214-224, Feberuary 2004.
7. P. Kitsos, N. Sklavos, and O. Koufopavlou. An efficient implementation of the digital signature algorithm. Electronics, Circuits and Systems, 2002. 9th International Conference on, 3:1151-1154, September 2002.
8. D. Knuth. The Art of Computer Promgramming: Vol.2, Seminumerical Algorithms. Addison-Wesley, 1981.
9. P. Kocher, J. Jaffe, and B. Jun. Differential power analysis. Advances in Cryptology - CRYPTO'99: 19th Annual International Cryptology Conference, Santa Barbara, California, USA, pages 388-397, August 1999.
10. P. Kocher, R. Lee, G. McGraw, A. Roughunathan, and S. Ravi. Security as a new dimendion in embedded system design. ACM DAC 2004, June 7-11, 2004, San Diego, California, USA, pages 753-760, June 2004.
11. O. Kömmerling and M. G. Kuhn. Design principles for tamper-resistent smartcard processors. Proceedings of the USENIX Workshop on smartcard technology, Chicago, Illinois, USA, pages 9-20, May 1999.
12. J. Y. B. Lee. On a unified architecture for video-on-demand services. IEEE Transactions on Multimedia, 4(1), 2002.
13. H. Lekatsas, J. Henkel, V. Jakkula, and S. Chakradhar. A unified architecture for adaptive compression of data and code on embedded systems. 18th International Conference on VLSI Design, 2005, pages 117-123, January 2005.
14. A. Menezes, P. C. Oorschot, and S. A. Vanstone. Handbook of Applied Cryptography. CRC Press, 1996.
15. A. W. Ng, T. S. Ng, and K. W. Yip. A unified architecture of md5 and ripemd-160 hash algorithms. Proceedings of the 2004 International Symposium on Circuits and Systems, 2004 (ISCAS '04), 52:II:889-892, May 2004.
16. M. O. Rabin. Probabilistic algorithm for testing primality. Number Theory, 12:128-138, 1980.
17. A. Royo, J. Moran, and J. C. Lopez. Design and implementaion of a coprocessor for cryptography applications. European Design and Test Conference, pages 231-227, March 1997.
18. F. A. Tenca and K. z. Koc. A scalable architecture for mudular multiplication based on Montgomery's algorithm. IEEE Transactions on Computers, 52(9), 2003.
19. K. H. Tsoi, K. H. Leung, and P. H. W. Leong. Compact FPGA-based true and pesudo random number generators. IEEE Syposium on Field-Programmable Custom Machines, pages 1-11, 2003.
20. Y. Wang, J. Leiwo, and T. Srikanthan. Efficient high radix modular multiplication for high-speed computing in re-configurable hardware. IEEE International. Symposium on Circuits and Systems, pages 1226-1229, May 2005.
21. S. H. Weingart. Physical security devices for computer sub-systems: A suvey of attacks and defences. CHES 2000, LNCS 1965, Springer-verlag Berlin Heidelberg 2000, pages 302-317, 2000.