High-speed, low-complexity systolic designs of novel iterative division algorithms in GF(2m)

IEEE Transactions on Computers

Volumn 53, Issue 3, 2004, Pages 375-380

  Wu, Chien Hsing ^a   Wu, Chien Ming ^b   Shieh, Ming Der ^c   Hwang, Yin Tsung ^b  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

^b NATIONAL YUNLIN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

^c NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

Division; Euclid's algorithm; Finite field; Stein's algorithm; Systolic array

Indexed keywords

BOUNDARY CONDITIONS; COMPUTATIONAL COMPLEXITY; CONVERGENCE OF NUMERICAL METHODS; DIGITAL CIRCUITS; INTEGRATED CIRCUIT LAYOUT; LOGIC GATES; POLYNOMIALS; PUBLIC KEY CRYPTOGRAPHY; SYSTOLIC ARRAYS; VECTORS; VLSI CIRCUITS;

DIVISION; EUCLID ALGORITHM; FINITE FIELD; GALOIS FIELD; STEIN ALGORITHM; SYSTOLIC DESIGNS;

ALGORITHMS;

EID: 1842530832     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2004.1261843     Document Type: Article

References (22)

1. S.B. Wicker, Error Control Systems for Digital Communication and Storage. Englewood Cliffs, N.J.: Prentice-Hall, 1995.
2. W. Stallings, Cryptography and Network Security. Englewood Cliffs, N.J.: Prentice Hall, 1999.
3. m)," IEEE Trans. Computers, vol. 34, no. 8, pp. 709-716, Aug. 1985.
4. m) Using Normal Basis," IEEE Trans. Computers, vol. 50, no. 5, pp. 394-398, May 2001.
5. M. Morii, M. Kasahara, and D.L. Whiting, "Efficient Bit-Serial Multiplication and the Discrete-Time Wiener-Hopf Equation over Finite Fields," IEEE Trans. Information Theory, vol. 35, pp. 1177-1183, Nov. 1989.
6. m)," IEEE Trans. Computers, vol. 41, no. 8, pp. 972-980, Aug. 1992.
7. m)," IEEE Trans. Computers, vol. 42, no. 9, pp. 1141-1146, Sept. 1993.
8. m) Multiplication and Division over the Dual Basis," IEEE Trans. Computers, vol. 45, no. 3, pp. 319-327, Mar. 1996.
9. m)," IEEE Trans. Computers, vol. 47, no. 9, pp. 960-970, Sept. 1998.
10. D.E. Knuth, Seminumerical Algorithms, the Art of Computer Programming, vol. 2, Reading, Mass.: Addison-Wesley, 1981.
11. R.P. Brent and H.T. Kung, "Systolic VLSI Arrays for Polynomial GCD Computation," IEEE Trans. Computers, vol. 33, no. 8, pp. 731-736, Aug. 1984.
12. K. Araki, I. Fujita, and M. Morisue, "Fast Inverter over Finite Field Based on Euclid's Algorithm," IEICE Trans. Fundamentals, vol. E-72, pp. 1230-1234, Nov. 1989.
13. m)," IEEE Trans. Computers, vol. 42, no. 8, pp. 1010-1015, Aug. 1993.
14. m)," IEEE Trans. Computers, vol. 47, no. 10, pp. 1161-1167, Oct. 1998.
15. m)," IEE Proceedings-E, vol. 145, pp. 272-278, July 1998.
16. J. Stein, "Computational Problems Associated with Racah Algebra," J. Computational Physics, vol. 1, pp. 397-405, 1967.
17. N. Takagi, "A VLSI Algorithm for Modular Division Based on the Binary GCD Algorithm," IEICE Trans. Fundamentals, vol. E81-A, pp. 724-728, May 1998.
18. m) Based on Binary Method," Proc. 2000 Eng. Sciences Soc. Conf. IEICE, A-3-15, p. 82, Sept. 2000 (in Japanese).
19. m) Based on Extended Binary GCD Algorithm," IEICE Trans. Fundamentals, vol. E85-A, pp. 994-999, May 2002.
20. J. Goodman and A.P. Chandrakasan, "An Energy-Efficient Reconfigurable Public-Key Cryptography Processor," IEEE J. Solid-State Circuits, vol. 36, pp. 1808-1820, Nov. 2001.
21. http://vlsidsp.el.yuntech.edu.tw/Papers/Papers.htm or http://pmc6.ee.ccu.edu.tw/papers.htm, 2003.
22. S.Y. Kung, VLSI Array Processors. Englewood Cliffs, N.J.: Prentice Hall, 1988.