A new RSA cryptosystem hardware design based on montgomery's algorithm

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 7, 1998, Pages 908-913

  Yang, Ching Chao ^a   Chang, Tian Sheuan ^a   Jen, Chein Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

MONTGOMERY'S ALGORITHM;

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL ARITHMETIC;

CRYPTOGRAPHY;

EID: 0032121038     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.700944     Document Type: Article

References (13)

1. A. Bhimani," Securing the commercial internet," Commun. ACM, vol. 39, no. 6, pp. 29-35, June 1996.
2. R. L. Rivest, A. Shamir, and L. Adleman," A method for obtaining digital signature and public-key cryptosystems," Commun. ACM, vol. 21, pp. 120-126, Feb. 1978.
3. P. L. Montgomery," Modular multiplication without trial division," Math. Comput., vol. 44, pp. 519-521, Apr. 1985.
4. C. K. Koc, T. Acar, and B. S. Kaliski, Jr.," Analyzing and comparing montgomery multiplication algorithms," IEEE Micro. Chip, Systems, Software and Applications, pp. 26-33, June 1996.
5. H. Orup," Simplifying quotient determination in high-radix modular multiplication," in Proc. 12th Symp. on Computer Arithmetic, July 1995, pp. 193-199.
6. S. E. Eldridge and C. D. Walter," Hardware implementation of Montgomery's modular multiplication algorithm," IEEE Trans. Comput., vol. 42, pp. 693-699, June 1993.
7. N. Shand and J. Vuillemin," Fast implementations of RSA cryptography," in Proc. 11th Symp. on Computer Arithmetic, 1993, pp. 252-259.
8. C. D. Walter," Systolic modular multiplication," IEEE Trans. Comput., vol. 42, pp. 376-378, Mar. 1993.
9. " Still faster modular multiplication," Electron. Lett., vol. 31, pp. 263-264, Feb. 1995.
10. P. S. Chen," VLSI implementation for a systolic RSA public key cryptosystem," Master's thesis, National Tsing Hua University, Taiwan, June 1995.
11. P. S. Chen, S. A. Hwang, and C. W. Wu," A systolic RSA public key cryptosystem," in Proc. ISCAS, 1996, vol. 4, pp. 408-411.
12. H. Orup," A 100 Kbits/s single chip modular exponentiation processor," in HOT Chips VI, Symp. Rec., pp. 53-59.
13. S. Ishii, K. Ohyama, and K. Yamanaka," A single-chip RSA processor implemented in a 0.5 μm rule gate array," in Proc. 7th Annu. IEEE Int. ASIC Conf. Exhibit, 1994, pp. 433-436.