An area-efficient universal cryptography processor for smart cards

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 1, 2006, Pages 43-55

  Eslami, Yadollah ^a,b   Sheikholeslami, Ail ^a,c,d,e   Gulak, P Glenn ^a,c   Masui, Shoichi ^a,d   Mukaida, Kenji ^d  

^a IEEE   (United States)

^b MICRON TECHNOLOGY INC   (United States)

^c UNIVERSITY OF TORONTO   (Canada)

^d FUJITSU LABORATORIES LTD   (Japan)

^e Mosaid ^*

Author keywords

Computer security; Cryptography; Microprocessors; Smart cards

Indexed keywords

CRYPTOGRAPHY CIRCUITS; FERROELECTRIC RAM (FERAM); HARDWARE IMPLEMENTATION;

ALGORITHMS; CRYPTOGRAPHY; DATA COMMUNICATION EQUIPMENT; DIGITAL CIRCUITS; MICROPROCESSOR CHIPS; SECURITY OF DATA;

SMART CARDS;

EID: 33644978034     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2005.863188     Document Type: Article

References (33)

1. Data Encryption Standard (DES), Oct. 1999. Fed. Inf. Process. Standards Pub..
2. Advanced Encryption Standard (AES), Nov. 2001. Fed. Inf. Process. Standards Pub..
3. IEEE Standard Specifications for Public-Key Cryptography, Jan. 2000.
4. T. S. Messerges, E. A. Dabbish, and R. H. Sloan, "Investigation of power analysis attacks on smartcards," in Proc. USENIX Workshop Smartcards Technology, Chicago, IL, May 1999, p. 151 and 161.
5. K. Okeya and K. Sakurai, "A multiple power analysis breaks the advanced version of the randomized addition-subtraction chains countermeasure against side channel attacks," in Proc. IEEE Inf. Theory Workshop, 2003, pp. 175-178.
6. S. B. Ors, F. Gurkaynak, E. Oswald, and B. Preneel, "Power-analysis attack on an ASIC AES implementation," in Proc. Inf. Technol.: Coding Computing, vol. 2, 2004, pp. 546-552.
7. Smart Cards Standards, 1995-2004. Int. Standard Org..
8. International Standard Organization/International Electrotechnical Commission ISO/IEC 14443 standard.
9. [Online]. Available: http://www.mips.com/ProductCatalog/P_MIPS324KFamily/ productBrief
10. J. Goodman and A. P. Chandrakasan, "An energy-efficient reconfigurable public-key cryptography processor," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1808-1820, Nov. 2001.
11. P. H. W. Leong and I. K. H. Leung, "A microcoded elliptic curve processor using FPGA technology," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 5, pp. 550-559, Oct. 2002.
12. J. H. Kim and D. H. Lee, "A compact finite field processor over GF(2 m) for elliptic curve cryptography," in Proc. ISCAS, vol. 2, pp. 340-343.
13. S. Masui, T. Ninomiya, M. Oura, W. Yokozeki, K. Mukaida, and S. Kawashima, "A ferroelectric memory-based secure dynamically programmable gate array," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 715-725, May 2003.
14. I. Verbauwhede, P. Schaumont, and H. Kuo, "Design and performance testing of a 2.29-GB/s rijndael processor," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 569-572, Mar. 2003.
15. S. S. Raghuram and C. Chakrabarti, "A programmable processor for cryptography," in Proc. ISCAS, pp. V-685-V-688.
16. K. Eguro and S. Hauck, "Issues and approaches to coarse-grain reconfigurable architecture development," in Proc. 11th Annu. IEEE Symp. Field-Programmable Custom Computing Machines, 2003, pp. 111-120.
17. M. Rosing, Implementing Elliptic Curve Clyptography. Greenwich, CT: Manning, 1999.
18. I. Blake et al., Elliptic Curves in Cryptography. Cambridge, U.K.: Cambridge Univ. Press, 1999.
19. A. Menesez, Elliptic Curve Public Key Cryptosystems. Dordrecht, The Netherlands: Kluwer, 1993, ch. 6, pp. 83-99.
20. N. Biggs, Discrete Mathematics. Oxford, U.K.: Oxford Univ. Press, 2002.
21. M. J. Wiener, "Efficient DES key searchv - An update," RSA Labs. Cryptosyst., vol. 3, no. 2, pp. 6-8, 1997.
22. X. Zhang and K. K. Parhi, "Implementation approaches for the advanced encryption standard algorithm," IEEE Circuits Syst. Mag., vol. 2, no. 4, pp. 24-46, Apr. 2002.
23. G.V.S. Raju and R. Akbani, "Elliptic curve cryptosystem and its applications," in Proc. IEEE Int. Conf. Syst., Man Cybern., vol. 2, 2003, pp. 1540-1543.
24. H. Eberle, N. Gura, and S. Chang-Shantz, "A cryptographic processor for arbitrary elliptic curves over GF(2 m)," in Proc. IEEE Int. Conf. Application-Specific Syst., Architectures, Processors, 2003, pp. 444-454.
25. V. C. Hamacher, Z. G. Vranesic, and S. G. Zaky, Computer Organization, 5th ed. New York: McGraw-Hill, 1996, pp. 429-445.
26. D. A. Patterson and J. L. Hennessy, Computer Organization & Design - The Hardware/Software Interface, 2nd ed. San Mateo, CA: Morgan Kaufmann, 1998, pp. 336-432.
27. Y. Eslami, A. Sheikholeslami, S. Masui, T. Endo, and S. Kawashima, "Circuit implementations of the differential capacitance read scheme (DCRS) for ferroelectric random-access memories (FeRAM)," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2024-2031, Nov. 2004.
28. [Online], Available: http://www.cl.cam.ac.uk/~rja14/serpent.html
29. N. S. Kim, T. Mudge, and R. Brown, "A 2.3 Gb/s fully integrated and synthesizable aes rijndael core," in Proc. IEEE Custom Integrated Circuits Conf., 2003, pp. 193-196.
30. M. Aydos, T. Yanik, and C. K. Koc, "High-speed implementation of an ECC-based wireless authentication protocol on an ARM microprocessor," Proc. IEE Commun., vol. 148, no. 5, pp. 273-279, Oct. 2001.
31. E. Trichina, M. Bucci, D. De Seta, and R. Luzzi, "Supplemental cryptographic hardware for smart cards," IEEE Micro, pp. 26-35, Nov.-Dec. 2001.
32. J. H. Han, Y. J. Kim, S. I. Jun, K. I. Chung, and C. H. Seo, "Implementation of ECC/ECDSA cryptography algorithms based on Java card," in Proc. 22nd Int. Conf. Distrib. Comput. Syst. Workshop, 2002.
33. Document Version2. 03/09/99.